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Abstract 
MOS capacitors have been fabricated with oxide thickness less than 90A and 
an interface state density of lO^ cm'^ eV'\ in a conventional oxidation furnace 
with a mixture of nitrogen and oxygen. It is found that the density of interface 
states decreases after annealing the MOS capacitors in nitrogen. The MOS 
capacitors annealed at 450�C for 30 minutes show the best overall quality. 
Also MOS capacitors have been fabricated with oxide thickness as small as 
42A by rapid thermal oxidation (RTO) in a mixture of N2 and O2. Only MOS 
capacitors fabricated at temperature of 950°C or higher could yield acceptable C-V 
and G-V curves. FTIR results show that Si-0 bonds exist. A low frequency 
shoulder dispersion of the Si-0 TO3 (transverse optical, asymmetric stretching) 
peak suggests the presence of silicon oxynitride. From the XPS spectra only 
peaks of Si, 0，and C are found. The amount of nitrogen incorporated in the oxide 
is so small that it is probably below the detection limit. From the peak-fitting of 
Si peaks, it is ascertained that silicon is mainly bonded to 4 oxygen atoms—Si and 
Si4+ being the main species. Hence the oxide is chemically stoichiometry. 
MOS capacitors fabricated by RTO have been irradiated with H+ and He+ 
ions and compared. H+ ion irradiated MOS capacitors show better C-V and G-V 
curves than those irradiated by He+ ion, especially before annealing. This 
suggests that He+ ions may create more damage than H+ ions do. Before 
annealing, a trend of increase in interface state density with H+ ions dosage is 
observed. This implies a higher H+ ion dose will create more dangling bonds in 
the oxide. H+ ion irradiated furnace grown (FO) MOS capacitors have negatively 
shifted C-V curves and hence are less acceptable than H+ ion irradiated RTO 
counterparts. The interface state densities of both sets of samples are comparable. 
This suggests that the oxide quality of both sets of samples are quite similar, 
except that there may exist more positive mobile ions in FO samples. For MOS 
capacitors irradiated by electron beams, there is an increase in conductance peak 
with increasing e-beam dosage before annealing of the MOS capacitors. This 
i 
implies that a higher e-beam dosage probably creates more dangling bonds in the 
oxide. 
The C-V and G-V curves of furnace grown, 50A and 100A oxide thickness 
MOS capacitors are normal both before and after annealing. The straight linear 
fitting of 111^^2) against J/^ curves indicates that the Fowler Nordheim 
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Chapter 1 Introduction 
1.1 Silicon Crystal Structure 
Single crystal silicon has a diamond cubic structure, a structure that can be 
represented as two interpenetrating face-centered cubic lattices (Fig. 1.1). In the 
diamond structure unit cell, each atom has four nearest neighbours (Fig. 1.2). 
Hence, each silicon atom is covalently bonded to four atoms, sharing two 
electrons with each of its nearest neighbours (in silicon, lattice constant a=5.43A 
o 
and the nearest neighbour distance is 2.43A). 
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Fig. 1.1 Silicon crystal structure Fig. 1.2 Diamond lattice unit cell (after 
seen from < 100�direction (after [1.2]) 
[1.2]) 
In the study of several processing technologies, reference to various planes 
and directions in silicon crystals is made, especially to the (100), (110) and (111) 
planes and directions. Various structural properties of silicon depend on crystal 
orientation, as do many VLSI fabrication steps. For example, the tensile strength 
of silicon is highest for <111�directions. In addition, {111} planes have the 
highest density of atoms. Therefore, {111} planes oxidize more rapidly than 
{100} planes, as more atoms per unit surface area are available for oxidation 
reaction. MOS devices are fabricated on {100} wafers since the smallest surface 
state densities are observed on such orientations. 
- ^ 
Chapter 1 Introduction 
1.2 Silicon Dioxide Structure 
The glass or amorphous state of silicon dioxide (SiO?) is termed fused 
silica[l.l]. It is thermodynamically unstable below 1710�C. Although fused 
silica does not have long range order, it does exhibit a short range structure. The 
structure can be thought of as four oxygen atoms sitting at the corners of a 
triangular polyhedron. In the center of the polyhedron is a single silicon atom. 
Thus each of the four oxygen atoms is approximately covalently bonded to the 
silicon atom satisfying the silicon valence shell. The distance between silicon and 
oxygen is 1.62A, while oxygen-oxygen distance is 2.27A. 
If each oxygen atom is part of two polyhedrons, the valence of oxygen would 
also be satisfied, and a regular crystal structure called quartz will form. 
In fused silica some oxygen atoms, called bridging oxygen sites are bonded to 
two silicon atoms. Some oxygen atoms are non-bridging, bonded to only one 
silicon. Thermally grown SiOi can be considered to consist primarily of a 
randomly oriented network of polyhedra. The larger the fraction of bridging to 
non-bridging sites, the more cohesive and less prone to damage the oxide is. Dry 
oxides have a much larger ratio of bridging to nonbridging sites compared to wet 
oxides. 
A variety of impurities can also exist in thermal oxides. Some of the most 
common are water related complexes. If H2O is present during the growth, one 
reaction that can occur is the reduction of a bridging oxygen site into two non-
bridging hydroxyls[1.2]: 
H2O + Si-O-Si = Si-OH + HO-Si 
The increase in nonbridging oxygens tends to weaken the silicon network, 
increasing the diffusivities of many materials in the network. The presence of OH 
can be detected by IR spectroscopy, since the Si-OH stretching frequency is 
different from that of Si-0(resulting in absorption peaks at different wavelengths). 
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Substitutional impurities that replace the silicon atom are called network 
formers. The most common network formers are boron and phosphorus, which 
themselves could form a glassy structure(B203 or P2O5). These impurities tend to 
reduce the bridging to non-bridging ratio, which allows the glass to flow at lower 
temperature. 
The oxides of Na, K, Pb and Ba enter the Si02 structure as interstitial 
impurities. When this occurs the metal ion gives up its oxygen to the network, 
thereby producing two nonbridging oxygen ions, which replaces the original 
bridging oxygen. The additional nonbridging oxygen also tends to weaken the 
structure, allowing the glass to be more poms, and thereby increasing the diffusion 
rate of other species within the glass. Impurity oxides of this type are termed 
network modifiers since they do not form glass themselves. 
Fig. 1.3 shows the fused silica structure, including the presence of network 
formers(p5+, B^^) the bridging and nonbridging oxygens, and network 
modifiers(Na+, K+, Pb^^ and Ba^""). 
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Fig. 1.3. Fused silica structure 
1.3 Wafer Cleaning of Silicon 
Current wet cleaning processes of silicon are based on hydrogen peroxide 
cleaning. Hydrogen peroxide cleaning has long been used for electron tube 
cleaning. Since 1970，s, it has been adopted for semiconductor device 
cleaning [1.3]. 
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It is recommended that subsequent processes such as epitaxy or oxidation be 
performed immediately after wafer cleaning. Otherwise re-contamination may 
occur. 
1.3.1 Sources of Contamination 
The two general categories of wafer contamination are particulates and films. 
Particulates are any bits of material present on a wafer surface that have definable 
boundaries. Particulate sources include silicon dust, quartz dust, atmospheric dust, 
and particles originating from clean room personnel and processing equipment, 
lint(from street clothing that escapes from around protective clean room garments), 
photoresist "chunks"(e.g. resulting from tweezers gripping wafer edges) and 
bacteria(which can grow in DI water supplies) [1.2:. 
Film contaminants are surface contaminants which can be classified as 
molecular, ionic or atomic[1.3]. 
Typical molecular contaminants are natural and synthetic waxes, resins and 
oils. These are typically present after the mechanical grinding, lapping and 
polishing operations of wafers. They may also include grease from fingers, greasy 
films deposited when surfaces are exposed to room air or stored in plastic 
containers, photoresists and organic solvent residues. Layers of such molecular 
impurities in contact with the substrate surface are usually held by weak 
electrostatic forces. Organic contaminants on silicon devices especially on 
surface-sensitive MOS structures, may cause polarization and ionic drift due to 
transport of protons. Water-insoluble organic compounds tend to make 
semiconductor and oxide surfaces hydrophobic, thus preventing the effective 
removal of absorbed ionic or metallic impurities. The elimination of molecular 
contaminants should therefore be considered the first step in cleaning process. 
Ionic contaminants are present after etching of wafers in HF containing 
etchants or in caustic solutions, even after extensive rinsing in deionized water. 
They may deposit on the silicon surface by physical adsorption or by 
chemisorption. The removal of chemisorbed ions is much more difficult than the 
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removal of ions attached to the surface by physical forces, and a chemical reaction 
must generally be used to achieve desorption. Of the ionic contaminants, alkali 
ions are particularly harmful in that they move under the influence of electric 
fields or at elevated temperatures, causing inversion layers, surface leakage, drifts 
during device operation, and other instabilities. In the growth of epitaxial silicon 
layers, visible ionic and molecular residues from improper cleaning are reported to 
give rise to twinning, dislocations, stacking faults, and other crystal defects. 
Atomic contaminants present on silicon surfaces include heavy metals such as 
gold, silver and copper. They originate from acid silicon etchants and are usually 
plated out in the form of metallic deposits. The removal of this type of 
contaminant generally requires reactive agents that dissolve the metal and 
complex the ionic form to prevent re-deposition from the solution. Atomic 
impurities, especially the heavy metals, can seriously affect minority-carrier 
lifetime, surface conduction, and other device parameters governing stability of 
the devices. 
1.3.2 Traditional Approach of Wafer Cleaning 
Since a contaminated surface is likely to contain all molecular, ionic and 
atomic impurities, it is necessary to first remove the gross organic residues 
masking the surface, then the residual organic materials and finally the residual 
ionic and atomic contaminants[1.3]. 
The traditional approach of wafer cleaning is proceeded in the following 
sequence: 
1. The gross organic residues from materials used in wafer-polishing 
operations are removed by treatment with an organic solvent such as 
trichloroethylene. Silicon wafers are immersed in boiling (but not 
overheated) trichloroethylene(TCE) for 3 minutes. Then, they are 
immersed in boiling acetone for 3 minutes. Next, they are immersed in 
boiling methyl alcohol (or propanol) for 3 minutes. Finally they are 
washed in DI water for 3 minutes. 
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2. The SC-1 solution, 5-1-1 to 7-2-1 parts by volume of H2O-H2O2-
NH4OH, was designed to remove organic contaminants that are 
attacked by both the solvating action of ammonium hydroxide and the 
powerful oxidizing action of the peroxide. The ammonium hydroxide 
also serves to complex some group I and II metals such as Cu, Ag, Ni, 
Co and Cd. Silicon wafers are immersed in SC-1 solution which is 
heated to 75-80�C and hold for 10 min. Then the solution is quenched 
under running DI water for 1 minute. Finally the wafers are washed in 
DI water for 5 minutes. 
3. Silicon wafers are immersed in (1:50) solution of HF-H2O for 15 
seconds to strip hydrous oxide. They are then washed in running DI 
water with agitation for 30 seconds. This short rinse minimizes the 
regrowth of the oxide. 
4. The SC-2 solution, 6-1-1 to 8-2-1 by volume of H2O-H2O2-HCI, was 
chosen to remove heavy metals and to prevent displacement replating 
from solution by forming soluble complexes with the resulting ions. 
Silicon wafers are immersed in SC-2 solution for 10 minutes at a 
temperature of 75-80°C. The solution is then quenched under running 
DI water for 1 minute. At last, the wafers are washed in running DI 
water for 20 minutes. 
1.3.3 Recent Developments in Wafer Cleaning 
1.3.3.1 Particles 
The most effective commercial method in removing particles is the megasonic 
cleaning process[1.4]. SC-1 in conjunction with the megasonic cleaning process 
removes organic and inorganic particles from the surface at a temperature of less 
than 40�C. Figure 1.4 shows a detailed schematic of a static megasonic cleaning 
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tank, which is noncontact and brushless, for removing particles(<lum) 
simultaneously from both sides of a silicon wafer. This particle cleaning process 
is very useful in cleaning after the newly developed chemical-mechanical 
polishing process to remove the slurry on the surface. In addition to particle 
removal the megasonic process with SC-1 is reported to remove copper 
contamination effectively. This is because the metal exchanges ions readily with 
the ammonia and therefore can be rinsed off. 
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Fig. 1.4 Schematic diagram of a megasonic cleaning tank[l.l； 
Two points must be considered in using this process. One is that enough 
energy must be imparted to the particle so that it moves far enough from the 
surface not to readhere. This problem can be reduced by adding a continuous 
filtration system to trap the free particles from the surface into the solution. The 
other problem is that the concentration of H2O2 will be reduced after long 
operation. Consequently, the smoothness of the silicon surface will be degraded 
by etching by the NH4OH. This will be discussed in the microroughness section. 
1.3.3.2 Metal Contamination 
Most recently, the wet cleaning process is the most effective method for 
removing metallic contaminations. HF-H202(HF:0.5%, H202:10%) cleaning is 
effective in removing metallic impurities that bind directly with Si surfaces[1.4]. 
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Some additives such as hydrocarbon-type surfactants, which are added to 
BHF(buffered HF) to improve its wettability of the Si surface, are also found to be 
effective in removing Cu at room temperature [1.4]. 
Both SC-1 and SC-2 have the capability of removing metallic impurities on 
the Si wafer. This is believed to result from the high oxidizing mechanism of 
H2O2. Metallic contamination on the surface also induces microroughness. Ca 
contamination has the most detrimental effect which results in a rougher surface 
during the annealing process (950°C 5min in Ar) and also increases defect 
11 2 
densities. As Ca contamination increases to 10 atoms/cm the yield drops 
abruptly. This suggests that the threshold value for Ca contamination is 
atoms/cm^ for a reasonable yield. Ca contamination also results in early 
breakdown. Although Ca contamination will cause serious problems in gate oxide, 
most of it can be removed by the HF-last cleaning steps and DI water rinsing. 
Another heavy metal contamination on Si is Fe, due to the common use of 
stainless steel in the equipment and facility. When the Fe contamination is less 
than IxIQIO atoms/cm�，there is no effect on the oxide failure rate, but when Fe 
1 n o 
contamination increases to 5x10 atoms/cm，all oxides exhibit an early 
breakdown. The contamination threshold decreases as the oxide thickness is 
decreased. For an oxide of 100A thick, the threshold of Fe concentration is as low 
as IQIi atoms/cm^. Therefore, the Fe contamination level must be controlled after 
each process to achieve a high gate oxide yield. 
Characterization of metal contamination level is important when one wants to 
control the metal contamination. Among the different characterization techniques, 
atomic absorption spectroscopy (AAS), surface photovoltage (SPV) and total 
reflection X-ray fluorescence (TXRF) have the highest sensitivity. The SPV 
measurement can identify only Fe contamination. On the other hand, it is suitable 
for routine monitoring of Fe because it is nondestructive. 
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1.3.3.3 Organic Contamination 
Residual photoresist is the main source of organic contamination in the IC 
processes. In the most recent cleaning processes, photoresist is usually stripped 
by a combination of dry ashing by ozone with subsequent wet cleaning in H2SO4-
H2O2 (3:1 to 4:1 at 120 to 130�C)[1.4]. Most of the organic residue is removed in 
the first dry ashing process; the wet process is employed to clean the wafer 
completely. However, the high cleaning temperature depletes the concentration of 
H2O2 and makes the process difficult to control. Recently, ozone-injected 
ultrapure water or the sequence of UV and a filter system to remove organic 
impurities was proposed and designed. The mechanism is as follows: when 
ozone is dissolved in ultrapure water, it decomposes and becomes a strong 
oxidizing agent that decomposes organic impurities. This process has the 
advantages of lower temperature, simplicity, and reduced chemical consumption 
and chemical waste. However, this method causes native oxide to grow on the Si 
wafer because of the ozone. The oxide thickness increases as the immersion time 
increases. And it also increases with the concentration of ozone. 
Ozone injected ultrapure water is an effective cleaning process to remove the 
residual organic impurities on Si surface. It is a room-temperature process and 
can replace the conventional H2SO4-H2O2 process. 
1.3.3.4 Surface Microroughness 
Surface microroughness is an important factor in the manufacture of high 
performance and high-reliability submicrometer and deep subraicrometer 
ULSIs[1.4]. This is because the thickness of the thin dielectric, which is grown 
o 
after the conventional RCA cleaning process, was reduced to less than lOOA for 
0.35jim technology a few years ago. For the current 0.1|LLm technology, the 
thickness is reduced to only 40A. Then the surface requirement should be atomic 
flatness. In the conventional RCA cleaning processes, NH4OH-H2O2-H2O is used 
as the first step to remove particle, organic and some metallic impurities. It has 
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been reported that this conventional process with NH40H-H202-H20= 1:1:5 at 
70°C for 10 to 15 min results in a rough surface. The mechanism producing this 
rough surface is that the NH4OH acts as the etchant of the oxide while H2O2 acts 
as the oxidant. The processes of etching and oxidizing progress simultaneously in 
the SC-1 solution; consequently, the surface becomes rough. Methods of reducing 
the microroughness can be summarized as: 
1. Reduce the proportion of NH40H(the etchant). 
2. Reduce the temperature of the bath. 
3. Reduce the cleaning time. 
The scanning tunneling microscope(STM) is the most commonly used 
instrument to investigate the topography of the silicon wafer. Note that the native 
oxide on the silicon surface affects the results of an STM study. The existing 
native oxide reduces the tunneling current and influences the resolution. The 
atomic force microscope(AFM) is also used to measure the topography of an 
insulator, such as thin oxide. 
The surface microroughness (Ra) of a silicon wafer increases significantly 
after SC-1 cleaning. Its Ra also has a large deviation. In a NH4OH-H2O2-
H20=A: 1:5 solution, Ra is reduced to a low level if A is reduced from 1 to 0.05. 
One problem that must be taken into consideration is that when the 
concentration of NH4OH is reduced, the efficiency of particle and metal impurity 
removal is reduced. The particle removal efficiency optimizes at a ratio from 0.05 
to 0.1. The oxide etching rate of SC-1 solution increases as the concentration of 
NH4OH increases. 
Microroughness (Ra) is related to device performance. The larger the Ra, the 
lower the breakdown field. As Ra is reduced, current derivability of a transistor 
from I-V characteristics increases. The electron mobility increases with 
decreasing Ra. 
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1.3.3.5 Native Oxide 
Native oxide that is free on a silicon surface becomes very important in 
advanced ULSI process. A silicon surface with native oxide results in 
uncontrollable ultrathin oxide growth, high contact resistance, and the inhibition 
of selective chemical vapor deposition(CVD) or epitaxy. In addition, some 
metallic impurities are included in native oxide during the cleaning process. If 
this native oxide is not completely removed, it serves as the source of metallic 
impurities, which diffuse into the silicon or precipitate at the interface of the Si02-
Si, resulting in defects in the succeeding high-temperature process. Therefore, a 
silicon surface that is native oxide-free is a key factor in obtaining high 
performance and reliability of semiconductor devices. Native oxide thickness is 
usually determined by X-ray photoelectron spectroscopy (XPS) and 
ellipsometry[1.4]. It is difficult to determine the thickness and refractive index 
simultaneously with an ellipsometric measurement when the thickness is less than 
200A. Hence, the native oxide thickness is determined by using a fixed refractive 
index of 1.46. The Si 2p spectra of XPS is also used to measure the thickness of 
native oxide. However, this method does not obtain the result directly. The area 
ratio of the signal from thicker oxide to that of the silicon substrate must be 
calibrated first by ellipsometry. Then the thickness of the native oxide can be 
obtained from the area of XPS. 
The thickness of native oxide, which is exposed to air at room temperature 
(23.7°C), increases as the exposure time increases. The thickness of native oxide 
shows a step-like increase of 2 to 3A. This can be considered as a layer-by-layer 
growth of native oxide on a wafer at room temperature. N-type silicon with a high 
doping concentration atoms cm'^) grows thicker native oxide than less-doped 
silicon (10i5 atoms cm'^)[1.4]. 
The dissolved oxygen in DI water enhances the growth of native oxide. The 
thickness of native oxide increases as the dissolved oxygen concentration 
increases. Si dissolves into the water simultaneously during native oxide growth. 
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The number of dissolved Si atoms is larger than the number of Si atoms in native 
oxide by one order of magnitude. This will result in a rougher surface. 
Some methods have been proposed to reduce the dissolved oxygen. The first 
stage is a degas sing-membrane module. Oxygen in the water rapidly diffuses 
through the membrane, which is surrounded by a low-pressure vacuum. After this 
stage, the oxygen concentration is reduced to 300 to 400ppb; then two methods 
can be employed. The first is reduction with catalytic resins by N2H4 or H2 (Pd 
catalyst) according to the following reactions[1.4]: 
O2 + N2H4 今 2H20 + N2 
or O2 + 2H2 + 2H2O 
The residual concentration of dissolved oxygen can be reduced to 5ppb or less 
by using this method. The other method is N2 gas bubbling, which reduces the 
partial pressure of oxygen in the water. Theoretically, the oxygen concentration 
can be reduced to less than 0.1 ppb with this method[1.4:. 
The native oxide plays a more important role when the gate oxide thickness is 
only 50 to 60A. A preoxide process, to prevent the increase of surface 
microroughness during the high-temperature treatment of Si wafers, has been 
reported [1.4]. The silicon surface is intensively oxidized at 300°C in ultraclean 
oxygen to form one molecular layer of oxide as a passivation layer after the 
desorption of hydrogen from the surface by the HF-clean. Controlled oxides 
without going through this preoxide process result in early breakdown. The 
leakage current in the conventional dry oxide is much higher than that in the 
ultraclean preoxide. This indicates that the preoxide-controlled, ultraclean oxide 
has a higher electrical insulating capability, particularly for ultrathin oxide[1.4]. 
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1.4 Oxidation of Silicon 
The oxidation of silicon occurs according to the following equations [1.2]: 
Si (s) + O2 (g) Si02 (s) dry oxidation (1) 
Si (s) + 2 H2O (g)今 Si02 (s) + 2H2 (g) wet oxidation (2) 
In our study we shall concern only dry oxidation. In dry oxidation molecular 
oxygen is used as the oxidant. The Deal-Grove model works well for predicting 
o 
oxide thickness for thermal oxides larger than 300A. High temperature is not 
necessary to grow an oxide. Silicon will oxidize in air at room temperature to 
form a native oxide. Once the oxide is formed, either silicon will have to travel 
through the oxide to the wafer surface or oxygen will have to travel to the silicon-
silicon dioxide interface for a reaction to occur. The diffusivity of silicon is 
several orders of magnitude smaller than the diffusivity of oxygen. Hence, the 
reaction occurs at the silicon-silicon dioxide interface. The amount of silicon 
consumed due to the chemical reaction given by dry oxidation is about 44% of the 
thickness of the final oxide[1.1]. 
At room temperature, neither the silicon nor the oxygen molecules are 
sufficiently mobile to diffuse through the native oxide. After a while, the reaction 
effectively stops and the oxide will not get much thicker than 25A. For a 
sustained reaction to occur, the silicon wafer must be heated in the presence of an 
oxidizing ambient [1.1]. 
The oxidation model is established by Deal and Grove[1.5]. It is valid for 
temperature between 700°C and 1300°C, partial pressures between 0.2 and 1.0 atm, 
oxide thickness between 300A and 2000A for oxygen ambients. Figure 1.5 shows 
the silicon substrate covered by an oxide layer that is in contact with oxygen gas. 
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Gas Oxide Silicon 
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Figure 1.5 Basic Model for Thermal Oxidation of Silicon (After Deal and 
Grove, ref. 1.4) 
The oxidizing species (1) are transported from the bulk of oxygen gas to the 
gas-oxide interface with flux Fj (the flux is the number of atoms or molecules 
crossing a unit area in a unit time), (2) are transported across the existing oxide 
toward the silicon with flux F2, and (3) react at the Si-SiOi interface with the 
silicon with flux F3. 
For steady state Fi=F2=F3. The gas phase Fj can be approximated by 
assuming the flux of oxidant from the bulk of the gas phase to gas/oxide interface 
is proportional to the difference between the oxidant concentration in the bulk of 
the gas Cg and the oxidant concentration adjacent to the oxide surface Cs 
F j = he (CG-CS) ( 3 ) 
where ho is the gas-phase mass-transfer coefficient. 
To relate the equilibrium oxidizing species concentration in the oxide to that in 
the gas phase, Henry's law is invoked, 
Co = Hps (4) 
C * : HpG (5) 
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where Co is the equilibrium concentration in the oxide at the outer surface, C 
is the equilibrium bulk concentration in the oxide, ps is the partial pressure in the 
gas adjacent to the oxide surface, pc is the partial pressure in the bulk of the gas 
and H is Henry's law constant. Using Henry's law along with the ideal gas law 
allows us to rewrite Cq and Cs 
CG = PC/kT (6a) 
Cs = pAT (6b) 
Combining eq(3) to (6) gives 
Fi 二 h(C*-Co) (7) 
Where h is the gas-phase mass transfer coefficient in terms of concentration in 
the solid, given by h = hc/HkT. 
The flux of this oxidizing species across the oxide is taken to follow Pick's 
law 
F2 = -D dC/dx (8) 
at any point x in the oxide layer. D is the diffusion coefficient and dC/dx is the 
concentration gradient of the oxidizing species in the oxide. Following the steady 
state assumption, F2 must be the same at any point within the oxide (i.e. dFi/dx = 
0) resulting in 
F2 = D(Co-Ci)/xo (9) 
where Q is the oxidizing species concentration in the oxide adjacent to the 
oxide silicon interface and xo is the oxide thickness. 
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Assuming that the flux corresponding to Si-SiOi interface reaction is 
proportional to Q 
Fs = ksCi (10) 
where ks is the rate constant of chemical surface reaction for silicon oxidation. 
After setting Fj = F2 = F3 for steady state condition, we can express Ci and Co 
in terms of C*. To calculate the rate of oxide growth, Nj is defined as the number 
of oxidant molecules incorporated into a unit volume of the oxide layer. 
Combining Eq (10) and the definition of flux, the flux of oxidant reaching the 
oxide-silicon interface is given by 
Nidxo/dt = F3 = ksCi = kC*/(l + k/h + ksXo/D) (11) 
The solution of Eq (11) is 
xo^ +Axo = B(t-\- T) (12) 
where 
A = 2D (1/ks + 1/h) (12a) 
B = 2DCf'mi (12b) 
r = (df + Adi)/B (12c) 
Solving Eq (12) for do as a function of time gives 
2r f t + T 
5 = 1 + - 1 (13) 
A I A^/4BJ 
One limiting case occurs for long oxidation times when t>>T 
xo' = Bt (14) 
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Eq (14) is the parabolic law, where B is the parabolic rate constant. The other 
limiting case occurs for short oxidation times when (t+T)«A^/4B 
xo = B(t+T)/A (15) 
Eq (15) is the linear law. B/A is the linear rate constant. Eq (14) and (15) are 
the diffusion-controlled and reaction-controlled cases, respectively. 
1.4.1 The Initial Oxidation Regime 
The Deal-Grove model is not sufficient to explain the initial oxidation regime. 
By plotting the experimental thickness versus time for dry oxidation, the curve 
will typically intersect the zero time axis at a thickness of a few hundred 
angstroms. Several models have been put forward to explain the thin oxidation 
results [1.1]. 
The first involves some enhancement of the arrival of the oxidant at the 
interface. Deal and Grove suggested that an electric field exists across the oxide 
that enhances the diffusion during the early stages of oxidation. In this model, 
electrons from the substrate charge surface states creates a field across the oxide. 
The diffusing species must be O2". The problem with these models is that the 
oxidant must be ionized. More recent studies have found that the dominant 
diffusing species is neutral molecular oxygen [1.1]. Revez and Evans proposed 
o 
that thin worm holes or microchannels with diameters of 50A exist in the oxide. 
These holes aid in the movement of oxygen to the surface of silicon. A difficulty 
with this model is that it cannot account for the increase in oxide thickness away 
from the point at which the microchannel intersects the silicon surface. It has 
been suggested that the mismatch in thermal expansion coefficients of the oxide 
and silicon causes stress in the oxide and this stress may enhance the diffusivity of 
the oxidizing species. All of these models share a fundamental flaw. The 
oxidation rate of silicon in the thin oxide regime is limited by the chemical 
reaction rate at the surface, not the arrival rate of oxygen. It is easy to show that 
the linear rate constant is independent of the diffusivity of the oxygen. Recently it 
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has been suggested that the reaction rate of ionized molecules may be larger than 
that of neutral molecules and that both ionized and neutral species may participate 
in the process [1.1]. 
A second class of models attempts to explain the thin oxide growth regime by 
appealing to an increase in the oxygen solubility in the oxide. Henry's Law is 
only valid in the absence of dissociation or recombination of the absorbed gas in 
the solid. This is not true when the oxide is very thin. 
A third class of models, which is currently popular, suggests that the oxidation 
reaction occurs over some finite thickness. That is, the interface is not atomic ally 
abrupt. The physical origin of the finite thickness is unknown but is suggested 
that some interfacial stress is relieved through an increase in defects near the 
silicon surface. Oxygen atoms or molecules may diffuse into silicon slightly and 
react over these finite widths. The oxidation rate then follows the function 
^ = - + C / ; + C , ; (16) 
dt 2 � + A 
where Lj and L2 are characteristic distances over which the reaction occurs and 
C] and C2 are constants of proportionality. Lj is weakly temperature dependent 
and is typically of order 10A. L2 is temperature independent with typical values 
of about 70A. This model has been shown to accurately fit experimental data 
even for very low temperature oxidations[Ll]. 
Recently it has been shown that the excess oxidation in thin oxide may 
actually be occurring at the surface of the oxide, not at the interface. This is 
believed to be due to the diffusion of defects such as oxygen vacancies from the 
Si/Si02 interface to the surface where they react. Delarios et al have developed a 
detailed chemical model of the reaction, including the production of atomic 
oxygen at the interface by the chemical reaction of O2U.I]. This model explains 
all of the experimental thin oxide data without resorting to finite reaction lengths. 
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1.5 Current Status of MOS Structure 
1.5.1 Wafer Cleaning 
Three methods of cleaning—normal cleaning, chemical polishing and 
sacrificial oxide growth were compared by Bhat[1.6]. Ultrathin oxide of 2-2.5nm 
was grown by low temperature (600�C) and reduced water vapour pressure 
(0.3atm) wet oxidation[1.6]. Results of current density vs. voltage plots of the 
prepared MOS capacitors showed that the procedure of sacrificial oxide growth 
had the least leakage quality. Calculations from capacitance-voltage data (A/C^ vs. 
bias voltage) showed that the procedure of sacrificial oxide growth had the least 
interface state density (Dits). It was concluded that the procedure of sacrificial 
oxide growth prepared oxide with the best electrical performance. It is plausible 
that this method produces a relatively smoother surface giving better transport 
properties across the ultrathin (tunnel) oxide. 
A one-step cleaning solution is developed by Pan et al[1.7] to replace the 
conventional RCA two-step cleaning recipe for pregate oxide cleaning. The 
solution contains NH4OH and H2O2 and they are mixed with 
tetramethylammonium hydroxide (TMAH) and/or ethylenediaminetetraacetic acid 
(EDTA). Results show that this solution has a higher particle removal efficiency 
than conventional RCA method (SCI and SC2). This solution, however, has a 
rougher silicon surface which results from a higher etching rate. This is attributed 
to its more basicity and the removal of TMA+ ion forming (TMA)4EDTA and 
hence prone to attack by the hydroxide at the outer layer. As a result, oxides 
prepared by this method have lower breakdown values. Modifications by raising 
the temperature to 80°C and shortening the immersion time to 3 minutes improve 
the breakdown characteristics. Hence, a time saving, low cost with performance 
comparable with that of RCA method (SCI and SC2) cleaning solution is 
developed. 
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1.5.2 Silicon Oxidation 
Recently two initial phases have been discovered by the growth of ultrathin 
silicon oxide一the incubation phase and the growth phase[1.8]. Cleaned wafers 
were placed in an oxidation furnace with an in situ ellipsometer to monitor the 
oxide thickness. The furnace was purged with argon gas. Temperature was raised 
and as soon as the temperature reached the oxidation temperature and stabilized, 
the furnace ambient was switched from argon to oxygen. The oxide thickness was 
monitored continuously with the ellipsometer and a graph of thickness vs. time 
was plotted. It was discovered that there was a delay time To in which the oxide 
did not grow. The inverse of the delay time Td obeys an Arrhenius behavior. 
Within this delay time is the incubation phase. After the incubation phase is the 
growth phase, where oxide thickness starts to increase. The growth phase can be 
carried out in either the oxide-thickness or oxidation-time domain. In the oxide 
thickness domain analysis, the oxidation rate was found to best fit Eq.(16). In 
oxidation-time analysis, the oxidation rate was best fit to the expression 
dX�x S + [ i e x p ( - X ) + � x p ( - ; ^ 2) (17) 
dt — + A 
During the incubation phase, it is believed that SiO molecules are formed at 
the Si-Si02 interface. These SiO molecules, being slightly larger than O2 
molecules will laterally diffuse and block possible oxidation reaction sites, thus 
preventing the formation of SiO!. When the entire surface of silicon is covered 
with a monolayer or more of SiO, this blocking layer at the interface then 
becomes a reflecting boundary for incoming oxygen species whose concentration 
then increases rapidly. This condition leads to the formation energy of vacancies 
being reduced and the formation of SiO! being favored. At that point, the oxide 
forms with a large growth rate which reflects the transformation of both Si and 
SiO into Si02 and the role of surface vacancies in providing additional reaction 
sites for oxidation. 
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Y. J. Chabal et. al. [1.9] grew a 31入 thermal oxide from FZ (floating zone) 
Si(lOO) in a conventional furnace and then successively etched the oxide to ~6A. 
Infrared absorbance was measured in each stage and two peaks, one transverse 
optical (TO), the other longitudinal optical (LO) phonon modes, were observed. 
These two modes "arise from asymmetric Si-0 stretching motions of the 
constituent SiCU tetrahedra". Besides the lowering of peaks, it was found that the 
peak frequencies of both modes reduce with the reduction of thickness. 
To account for this red-shift of frequencies, Effective Medium Approximation 
(EMA) was attempted. “Three types of inhomogenity were considered to 
represent the potential source of these changes: roughness at both (1) outer 
(SiOi/air) and (2) inner (Si/Si02) interfaces, as well as a substoichiometric 
transition region between Si and SiO!.，’ For the results of the first two 
considerations, the TO frequency increases and the LO frequency decreases. Thus 
they cannot form good explanation to the empirical results. 
"To model stoichiometry variation in the interfacial region, the metastable 
amorphous substance SiO is used to introduce a substoichiometric oxide phase 
with known optical constants through the frequency range of interest." The EMA 
analysis predicts the experimental observed spectral trends. "These results 
provide clear evidence that substoichiometric SiOx at the SiO^/Si interface 
dominates the thickness dependence of the infrared spectra; concomitant XPS 
studies of the same samples suggest that this substoichiometric layer or 'transition 
region', is actually contained within the first 6A, or approximately two layers of 
Si02 of the oxide film." 
Y. J. Chabal et. al. also study water-induced oxidation of silicon [1.9]. "Using 
water as a reagent makes it possible to delineate the incorporation and 
agglomeration of oxygen by providing spectroscopic access to a variety of H-
stabilized oxide intermediate structures in discrete mechanistic steps. Furthermore, 
upon dehydrogenation at higher temperatures, the final structures are similar to 
those formed in pure oxygen (the oxidant of choice in most commercial 
production)." “Finally, it is possible to form a continuous oxide comparable in 
- — 
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thickness to wet chemical oxides but structurally closer to a native (or thermal) 
oxide, by low temperature water vapor exposure." The experiments are carried 
out in an ultra-high vacuum chamber with a base pressure better than 3x10.川 Torr 
and a water partial pressure lower than 5x10'" Torr. 
"Water dissociatively adsorbs on clean Si(100)-(2xl) over a wide range of 
temperatures (30-500K) with H and OH attached to each dangling bond of a 
surface dimer." This is confirmed by Si-H and Si-OH peaks in infrared spectra. 
Oxygen atoms begin to be inserted into the Si dimers to form H-Si-O-Si-H 
structures. Oxygen atoms are also inserted into the backbonds of these structures. 
"As the temperature is raised to 725K, agglomeration into three- and five-
oxygen dimers is observed, confirming the thermodynamic preference for full 
oxidation of the dimer and backbonds of surface silicon atoms ” “Above 800K, 
hydrogen begins to desorb from the unoxidized dimmers, locally producing clean 
dimers with dangling bonds." 
"Upon dehydrogenation the surface silicon atoms of these 3-5 oxygen 
containing structures rebond into 'epoxide' configurations (Fig. 1.6), thus 
eliminating the dangling bonds that would otherwise result. These new structures 




Fig. 1.6 Three- and five- oxygen epoxide structures, (red- oxygen, green- silicon) 
(from[L9]) 
— 
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“In order to form a more continuous oxide layer further dosing is required." 
"Additional oxygen can be naturally added by repeated re-exposure of the surface to 
water, followed by subsequent annealing. Each exposure serves to passivate the 
oxygen free dimers; each annealing cycle then drives agglomeration; reforming a 
(reduced) number of unoxidized dimers in the process. Several cycles ( � 5 ) are 
necessary to reach a point where the surface is unreactive to further water 
exposures." 
“There is no direct spectroscopic evidence that oxygen penetrates deeper than 
the second interstitial layer (surface Si backbonds)." “Beyond this 5-7A layer, 
oxidation may be limited entirely by oxygen transport to the next available Si-Si 
bonds between the second and third layer. As these processes take place, the 
question of layer uniformity arises, since the kinetic propensity to limit initial 
oxidation to the first two layers may be hindered by the development of lateral 
strain within the layer." 
The preceding surface can then be served as a "template to explore further 
oxidation into the thin film regime. This has been accomplished by using much 
higher water exposures (approaching 1 Torr) with the substrate kept at room 
temperature." "It mimics the processes leading to native oxide formation of 
freshly chemically-mechanically polished silicon wafers." “It was concluded that 
epoxide eventually reacts with water molecules by breaking the reformed Si-Si 
bond to form H0-(02)Si-0-Si(02)-H’ eventually forming edge-sharing tetrahedral. 
(Fig. 1.7)” 
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Fig. 1.7 Schematic illustration of the large-scale atomic rearrangement required to 
go from dimerized Si(100>(2xl) surface (top) to a network of comer-sharing 
SiOz tetrahedra (bottom). Intermediate highly-oxygenated (but still dimer-based) 
structures that have been proposed based on infrared studies are shown to the left, 
(blue or black-silicon, red-oxygen, white-hydrogen) (from [1.9]) 
1.5.3 Ozone Oxidation 
With the downscaling of CMOS, the gate oxide thickness continues to 
decrease. It has been reported gate oxide with thickness of 1.5nm can be used for 
transistor operation, despite a high leakage current[1.10]. Ozone oxidation is an 
attractive substitution of conventional dry and wet oxidation because it is a low 
temperature process, has a reduced oxidation rate and can suppress intermediate 
oxidation states[l,ll]. It is expected to grow a dense oxide. Recently high-k 
dielectric constant materials with larger thickness have been substituted for SiOi 
to prevent current leakage. A two stack dielectric with high-k dielectric material 
on top and a thin layer (1.5nm) of oxide at the bottom will hence benefit from 
both a low leakage current and good interface properties. 
Device-quality gate oxides in the 10-25A range require extremely precise 
control of the oxidation process, as a variation of only a few percent in oxide 
thickness may be required. In this regime, even small thickness variations within 
__ — 
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a wafer or from wafer to wafer are significant, because the direct tunneling current 
increases by an order of magnitude for every � 2A decrease in oxide thickness. A 
major difficulty in obtaining reliable gate oxides in the 10-25A range is the 
growth process. Standard techniques such as furnace and rapid thermal oxidation 
will have difficulty in producing these oxides due to slow ramp-up times and 
wafer-to-wafer growth nonuniformities, respectively. 
The UVO3 process has a potentially large advantage over traditional thermal 
oxidation techniques because it is inherently self-limiting, and will therefore yield 
more uniform oxide thickness. 
Recently G. D. Wilk and B. Brar investigated electrical characteristics of 
ozone grown oxides[1.10]. The temperature range was from 25°C to 600°C. 
Capacitors were fabricated with electron-beam evaporated Al contacts, and 
current-voltage (I-V) and capacitance-voltage (C-V) measurements were 
performed on circular devices with diameters ranging from 15 to 1500|Lim. 
Results of I-V curves showed that the thickness variation of oxide over the wafer 
was less than 0.1 A, which was attributed to the self-limiting nature of ozone oxide. 
o 
Results of C-V curves on the thickest oxide (24.7A) showed that there were no 
hysteresis nor dispersion, indicating a low midgap interface trap density. Plot of 
oxide thickness vs. oxidation time (Fig. 1.8) showed that there was only slight 
dependence of oxidation rate on temperature for r<600°C, which allowed a 
considerable time range to grow oxide with desired thickness. A control 
experiment was performed by switching off the Hg lamp at 550�C and 600�C. As 
a result the slope of the curves was significantly lower, indicating that the 
combination of thermal and ozone oxidation leads to a greater oxidation rate than 
just by thermal oxidation. 
— 25 
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Fig. 1.8 Plot of oxide thickness vs. oxidation time of ozone oxidation (after 
[1.10]) 
1.5.4 High-K Dielectrics 
The capacitance of a MOSFET is represented by 
C = ^ (18) 
t 
where K is the dielectric constant of the material, s � i s the permitivity of free 
space, A is the area of the capacitor, and t is the thickness of the dielectric. In this 
expression, C can be rewritten in terms of teq(Le. equivalent oxide thickness) and 
Kox{=3.9, dielectric constant of SiO!). Thus, the physical thickness of an 
alternative dielectric employed to achieve equivalent capacitance density of teq 
can be obtained from the expression 
^OX 二 K high—K 
t eq ^high-K (19) 
二 ^high-K = 氺 
''high-K - ''eg - ^ Q 'eq 
Kox 
A dielectric with a relative permittivity of 16 therefore affords a physical 
o o 
thickness of ~40A to obtain teg=10A. (actual performance of a CMOS gate stack 
一 ^ 
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does not scale directly with the dielectric due to possible quantum mechanical and 
depletion effects.) 
Many materials have been chosen to test for replacement of SiO� . Two 
cateogories of the materials will be discussed. 
1.5.4.1 Silicon Oxynitride 
Silicon nitride has a slightly higher K value than Si02 (A:~7). It is a barrier 
against boron penetration. It has a low leakage current and high reliability[1.12]. 
All these are advantages of choosing silicon nitride as an alternative dielectric. 
Recent work using remote plasma enhanced chemical vapor deposition 
(PECVD) to deposit Si-nitride directly on the Si channel resulted in poor pMOS 
performance, with significant degradation of channel mobility and drive 
current[1.12]. This degradation is attributed to several factors, including excess 
charge of pentavalent nitrogen atoms, a high defect density arising from bonding 
constraints imposed at the interface (which causes increased channel carrier 
scattering) and from defect levels in the Si-nitride layer which reside near the 
valence band of Si. 
In contrast, improved performance has been obtained from silicon oxynitrides. 
Yang and Lucovsky demonstrated that an oxynitride alloy with a 1:1 ratio of 
Si02:SixNy can achieve teq<llk with a leakage current of �10-3A/cm2 at l.OV 
bias[1.13]. This leakage current is 100 times lower than that for a pure SiO� layer 
of the same thickness, and the leakage reduction arises from both a physically 
thick film and from a small amount of N at the channel interface. 
Recently, C. H. Chen et. al. [1.14] have combined remote plasma nitridation 
(RPN) and low pressure chemical vapor deposition (LPCVD) to grow gate 
dielectric. RPN could precisely engineer the nitrogen profile for gate dielectric, 
which provides a uniform incorporation of high nitrogen concentration on the top 
surface of oxide and relatively much lower concentration at the oxide/Si interface. 
The 0.8nm bottom oxide was grown by wet oxidation. Then RPN was treated to 
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provide a thin oxynitride layer of smooth and high nitrogen concentration on the 
oxide top surface and moderate the structure inconsistency between the bottom 
oxide and the following nitride film. A 1.4nm high-quality nitride film was then 
deposited by conventional LPCVD using SiH4 and NH3 as source gases. Finally, 
post-deposition annealing of nitride/RPN/oxide stack was performed in N2. The 
resultant gate dielectric has an equivalent oxide thickness (EOT) of 1.6nm and 
leakage current of �lO—SA/cm^ as shown by Weibull plots. 
Two silicon nitride technologies were compared by Qiang Lu et. al. [1.15]. In 
the jet-vapor-deposition technology, a single layer of Si3N4 is formed at room 
temperature with the precursor species transported by supersonic jets of a light 
carrier gas. The high impact energy provides the energy for the deposition 
process. The other approach is rapid thermal annealing in NO to form an 
oxynitride interfacial layer followed by rapid thermal CVD(RTCVD) deposition 
of Si3N4. Since N-MOSFET devices displayed low drive current, only P-
MOSFET results were reported. Normal device characteristics suggest that both 
Si3N4 films can be candidate gate dielectrics with EOT of 10.5A. Although the 
two Si3N4 deposition technologies are considerably different, they result in 
notably similar device performance. The fact that two different technologies 
produce remarkably similar films suggests the likelihood of a large process 
window in the deposition of SisN* gate dielectric. 
1.5.4.2 Hafnium Oxide and Zirconium Oxide 
Work on alternate dielectric material systems of group IVB metal oxides such 
as Zr02 and HfOi was reported in the 1970,s and 80，s for the purpose of optical 
coatings and DRAM applications. 
Balog et. al. [1.16] performed C-V measurements on very thick(3000A-4000A) 
poly crystalline HfOi films in Al/HfOs/Si structures. HfO: films grown at T > 
Chapter 1 Introduction  
500°C resulted in no observed hysteresis and Z)/广 l-6xl0n/cm2. Breakdown fields 
for these films were reported to be �l -2MV/cm and K-22-25 at IMHz. Balog et. 
al. also found essentially identical results for ZrO� films in Al/ZrC^/Si structures. 
The permittivity for these films ranged from 17 to 18. The flatband voltage shift 
for both Hf02 and ZrO� thick films ranged from A VW = -600 to +200mV. 
Shappir et. al. examined thinner (300-600A) Zr02 films (deposited by 
metalorganic CVD at 450�C) in various MIS structure (with a native oxide on the 
substrate) that included Al, Mo and poly-Si gates[1.17]. For Al gate capacitors, 
annealing in O2/HCI at 800�C resulted in the largest reduction in leakage although 
no reduction in the measured dieletric constant (due to potential SiO! formation) 
was observed. Breakdown fields of 4MV/cm were reported for the subsequently 
annealed films. A large hysteresis was observed in all C-Y curves. These films 
19 ^ 
were estimated to have Ay�1x10 /cm . A dielectric constant at IMHz ranging 
from 14 to 19 was observed. Leakage currents in these very thick films were 
reported to be as low as 8xlO"^A/cm^ at 1.5MV/cm[1.13；. 
Mo gate devices exhibited similar dielectric constants. Leakage currents were 
somewhat higher and breakdown was observed at a slightly lower value 
(�3.7MV/cm). Since Mo has a larger work function (0b = 4.5eV) than that of Al 
(0B = 4.3eV), Mo is expected to result in a lower tunneling current for gate 
injection, but apparently reaction at the gate interface altered the tunneling 
properties [1.13]. 
It was found that poly-Si gates produced good performance when the 
amorphous Si was deposited at 550°C, followed by POCI3 doping (885°C) and 
drive step (920°C for 2.5h), which also served to crystallize the Si electrode. It 
was reported that poly-Si deposition at higher temperatures (620°C) results in the 
reduction of Zr02 to form Zr-rich layer near the poly-Si/ZrO� interface, leading to 
very high leakage currents. Leakage currents were comparable to that observed 
for the Al or Mo gate structures, but the reported breakdown field was lower than 
Al,�3MV/cm. A dielectric constant of A：�16 was measured. 
— ^ 
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More recent work has shown encouraging results for both CVD and sputtered 
films. Using ALCVD, Copel et. al. [1.18] demonstrated that a highly uniform 
layer of ZrO� can be deposited as thin as 20A on top of an S iO� layer (Fig. 1.9). 
In that work, the 15A SiO: layer was intentionally grown by a thermal anneal, to 
form a very high quality interfacial oxide. This layer limits the minimum 
achievable teq value, but it is also required for ZrCU precursors used in this 
ALCVD process. Without a reactive SiO! layer on the surface, the ZrCU 
precursors cannot easily displace the Si-H bonds present on the surface due to a 
standard HF-last wet clean process. This initial oxidation therefore serves a dual 
purpose by providing a very high quality interface and at the same time a reactive 
surface on which to deposit the ultrathin layer of Zr02. 
Perkins et. al. [1.19] reported the electrical characteristics of poly crystalline 
ZrOi ALCVD films deposited on chemically grown oxides. Using TiN 
electrodes, encouraging results of teq<l^k with a leakage current density /~2xl0"^ 
A/cm at (VG-VFB) = IV were achieved. The flatband voltage shift in the ZrO� 
films was �-600mV, and hysteresis in the films varied with bias sweep range, 
as ±3V sweeps showed hysteresis of �8 0 m V and ±2V sweeps showed �l O m V 
hysteresis, respectively, for the same film. The combination of the observed 
flatband voltage and hysteresis suggests the presence of positive charge in the 
films, either at the interface or in the ZrO� layer. 
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Fig. 1.9. HRTEM images of Zr02 deposited by ALCVD methods on (a) oxidized 
and (b) HF-last treated Si surfaces. Deposition on the H-passivated surface 
appears to result in island nucleation (see Ref. 1.17). 
Device properties have been measured on sputtered ultrathin films of ZrOi and 
HfOi using Pt electrodes. By initially sputtering only Hf metal onto the Si 
substrate, followed by reactive sputtering of Hf in an Ar/02 ambient, low teq 
o 一 2 o 
values of 11.5A with a leakage current 7-1x10' A/cm (at a bias of Vg-VV5=1V) 
were reported (no quantum corrections taken into account) with Pt electrodes. 
Negligible hysteresis was reported for certain processing conditions, but a 
relatively high AVFB value of ~+600mV was reported in one case, and ~-300mV 
was reported in another, with slightly different processing conditions. The 
breakdown appears to occur in the HfO! layer, as somewhat low breakdown fields 
of �4MV/cm were measured, as was previously reported for thicker films. An 
interfacial layer always forms through this sputtering deposition and 
postannealing process, because of the well-known fast diffusion of oxygen 
through Zr02 and HfOi. In this case oxygen which diffuses through these metal 
oxides reacts with Si at the interface to form an uncontrolled interfacial layer. 
_ — 
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In the case of ZrO�，it has been reported that sputtering Zr in a process similar 
to that described for Hf02 above leads to capacitors (using Pt electrodes) with 
teq-l6K and leakage current density /�3x10.2 �c m ^ (at a bias of Vg-VV5=0.5V). 
The interface once again shows a reaction layer between the Zr02 and Si, and this 
layer was reduced to a physical thickness of about lOA by optimizing the 
deposition conditions. The interface was seen to yield a hysteresis of 50mV, a 
flatband voltage shift AVW�+200 to +300mV and indicating the 
limiting quality of the reaction layer. The particularly large flatband voltages 
may arise in part from processing conditions during deposition and postannealing. 
Houssa et. al. [1.20] reported a systematic attempt at understanding the 
flatband voltage and fixed charge in ZrC^ layers deposited by ALCVD on native 
silicon oxide. Their study showed that the net fixed charge density could be 
altered significantly depending only on the post-annealing conditions. It was 
found that as-deposited ZrC^/SiOx stacks exhibit negative fixed charge, and that 
postannealing in O2 introduced compensating positive fixed charge and at the 
same time increased the density of midgap interface states. 
1,5.5 Single Monolayer Oxide of Silicon 
T. Maeda et. al. [1.11] observed the surface structure of naturally oxidized 
silicon at room temperature after H-terminated homoepitaxial silicon was left in 
air for 1 day. Oxide thickness is 0.5nm. AFM image (Fig. 1.10) showed that 
there were a lot of protrusions. After 1 week, the thickness of the native oxide 
saturated around 1 nm and no step-terrace structure was observed due to many 
large protrusions. 
- ^ 
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Fig. 1.10 AFM image of native oxide surface left in air for 1 day(lxljim). (after 
[1.11]) 
Ozone oxidation was carried out at room temperature and 1x10—4 Pa ozone gas 
pressure for 90min. The oxide thickness is 0.15nm. The oxide thickness of 
0.15nm probably corresponds to the increase of 1 monolayer oxide thickness of 
Si(OOl). The AFM image taken after ozone oxidation(Fig. 1.1 la) (4x4|Lim) 
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Fig. 1.11. AFM images of ozone oxide surface (4x4 |Lim). Ozone oxidation was 
carried out at room temperature and 1x10—4 p^ ozone gas pressure for 90 min. The 
film thickness was estimated to be 0.15nm by XPS (a). The AFM image of 0.15-
nm-thick ozone oxide surface left for 4 weeks in air (b). (after [1.11]) 
shows an ultraflat surface on the terrace and only the step-terrace structure is 
observed on the oxide surface. Fig. 1.11b is the AFM image (4x4|Lim) of this 
sample left for 4 weeks in air. They could not identify any changes in AFM 
images between Fig. 1.11a and Fig. 1.11b and also in oxide thickness. These 
observations suggest that 1 monolayer of silicon of the topmost surface is at least 
oxidized completely to form 1 monolayer of silicon oxide, and 1-monolayer 
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silicon oxide prevents the progression of nonuniform oxidation by air. These 
results imply a self-limiting reaction in 1-monolayer oxidation by ozone gas at 
room temperature. 
Oxidation at higher pressure with high ozone concentration promotes the 
increase of oxide thickness. Figure 1.12 shows the AFM image (4x4 jixm) of the 
1.0-nm-thick oxide surface grown at atmospheric ozone gas pressure for 270 min. 
There is no significant change in the step-terrace structure compared to 0.15-nm-
thick sample in the AFM image. Ozone oxidation proceeds in a conformed 
growth manner to l.Onm thick at room temperature. 
AFM was used to measure the rms values of different oxides. Figure 1.13 
shows rms values of 0.15- and 1.0 nm-thick ozone, 1.0-nm-thick thermal, and the 
native oxide. Except for the native oxide, rms values are very small with less than 
O.lnm. There is a slightly smaller rms value for l.Onm ozone oxide than 1 
monolayer ones, suggesting surface flattening by further oxide growth. It is 
麵 叙 ‘ 姊 
Fig. 1.12. AFM image of 1.0-nm-thick ozone oxide surface grown at room 
temperature and atmospheric ozone gas pressure for 270 min (4x4 |Lim). (after [1.11]) 
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Fig. 1.13. Rms value from the various oxide surfaces: native, thermal (0.65% dry 
O2 at 900°C), and ozone, (after [1.11]) 
confirmed that the roughness of the ozone oxidized surface is comparable with 
that of the thermal one. 
Finally, 1-nm-thick ozone oxidized layer is removed by the diluted HF etching 
and then the morphology is investigated by AFM to evaluate the SiOi/Si 
interfaces. Figure 1.14 is the AFM image after HF etching. 1-monolayer steps are 
still seen. The step height evaluated from the cross section of the image was 
0.13±0.04nm, comparable with that of the oxide surface. The step-terrace 
morphology at the SiOz/Si interface is preserved at least 1 nm deep. This result 
confirms that the SiOi/Si interface is abrupt and the ozone oxide has the almost 
atomic level uniformity of the SiO� layer thickness. 
1.6 Oxidation by Conventional Furnace 
The oxidation of silicon wafers for MOS capacitors is performed in CUHK. 
The conventional furnace is used. It is a quartz tube furnace. Its temperature 
ranges from around 800°C to 1100�C. Depending on the type of oxide one wants 
to grow, dry or wet oxidation can be performed. Dry oxidation is accomplished 
by passing oxygen gas into the furnace. Wet oxidation is accomplished by 
bubbling oxygen in hot water (H2O). Silicon wafers can be loaded in batches into 
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Fig. 1.14. AFM image of ozone oxide/Si interfaces where 1.0-nm-thick ozone 
oxide was removed by diluted HF (4x4 |LXm). (after [1.11]) 
the furnace or they can be cut into pieces and then loaded onto the quartz boat. 
Resistive heating is used. 
1.7 Oxidation by RTO 
The use of rapid thermal oxidation(RTO) in the growth of thin Si02 layers on 
single-crystal silicon using an incoherent light source was first introduced in 
1984[1.21]. The first study reported a different activation energy and inferior 
electrical characteristics for the RTO process when compared with conventional 
furnace oxidation. Subsequent studies reported RTO oxides grown in a variety of 
rapid thermal processing systems equipped with different heating sources 
resulting in electrical properties comparable and in some cases superior to 
conventional furnace oxides. In addition to the formation of SiO� layers on 
single-crystal silicon, RTO has also been used in applications such as the n+ 
doping of GaAs by the rapid thermal oxidation of a silicon cap, the rapid thermal 
oxidation of amorphous silicon films obtained by low-pressure chemical vapor 
deposition, the rapid thermal oxidation of SiGe strained layers, the formation of 
titanium dioxide dielectric films, the rapid thermal oxidation of polysilicon films, 
the rapid thermal oxidation of silicon monoxide, and the improvement of the 
electrical characteristics of CVD SiO� gate dielectrics. 
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1.7.1 Equipment Issues 
An optimal RTO system should have the following features. 
1. The system must be compatible with the use of the reactive and corrosive 
gases used in the processes of RTC, RTO, RTA and RTN of high-quality 
dielectrics such as dry oxygen, pyrogenic steam, anhydrous hydrogen chloride 
(HQ), bubbled chlorinated compounds, ammonia(NH3) and nitrous oxide. 
2. The system must provide ultraclean conditions with minimum levels of 
contamination and maximum particulate control in the process chamber and 
the wafer-handling system. 
3. The gas handling system must have a vacuum capability and should be able to 
quickly switch from one processing ambient to another. 
4. The process chamber must have a low thermal mass and minimum thermal 
memory. The wafer holder should conduct the smallest possible amount of 
heat in order not to affect temperature uniformity. 
5. The heating source must have a radiation spectrum that, when combined with 
the optimal properties of the sample would result in a uniform temperature 
distribution in both static and dynamic conditions. This requirement is needed 
to guarantee the uniformity of the dielectric properties and the suppression of 
slip. 
6. The temperature measurement and control system should be accurate, 
noncontact, sensitive to the presence and growth of surface films on the wafer 
back surface and patterns on its front surface, and have a fast response time to 
track large heating and cooling temperature cycles. 
7. Finally, an ideal RTO system must be equipped with computer control and be 
interfaced with other factory automated equipment or other processing 
modules in cluster tools. 
1.8 Radiation Effects 
On July 9, 1962, high above the South Pacific Ocean, an event took place that 
changed the course of radiation-effects physics[1.22]. The U. S. experimental 
high-altitude nuclear device Starfish was detonated on that date. That detonation 
was followed by several similar Soviet nuclear events in October of the same year. 
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The nuclear contamination of the exoatmospheric region resulting from these 
activities produced sufficient electronic pumping of the Van Allen belts to cause 
failure in the communication satellite, Telstar 1. 
To develop survivable space systems, intensive studies were initiated to 
understand radiation damage caused by surface related effects in semiconductor 
devices—the dominant failure mechanism in the electronics of Telstar. Prior to 
this time, radiation-effects studies involved investigations of only the bulk 
properties of semiconductor materials and devices. 
Later, as investigations of radiation-induced surface effects in bipolar 
transistors continued, proceeding from studies of gaseous-ion-induced 
semiconductor-surface modifications to studies of electronic trapping within 
SiOi/Si surface regions, the emphasis switched to metal-oxide semiconductor 
(MOS) devices. MOS structures are better vehicles for surface effect studies. 
Furthermore, as time progressed, MOS devices became high priority for use in 
high density, low-power complimentary MOS (CMOS) integrated circuits needed 
for satellite systems. Early in the radiation hardening efforts, it was concluded by 
key MOS technologists that the standard, high-temperature-grown silicon dioxide 
could not be used as the MOS gate-dielectric material and still achieve the 
required radiation-hardness levels. Accordingly, much effort followed in the 
pursuit of various doped and otherwise modified gate-dielectric materials. Silicon 
nitride/oxide dual layers were investigated for hardening purposes, as were films 
of silicon oxynitride and aluminum oxide. Deleterious hole trapping in the 
aforementioned films could be balanced by copious electron trapping inherent to 
these materials, unlike the situation with pure silicon dioxide, where electron 
trapping is negligible compared to hole trapping. The incorporation of bulk 
electron traps in silicon dioxide gate-oxide films for radiation-hardening purposes 
was also attempted using dopants, such as aluminum and chromium. However, 
over the years, as these efforts were being pursued, the general technology for 
growing silicon dioxide films improved to such an extent that with minor changes 
the commercial silicon dioxide material was found to provide sufficient radiation 
hardness for metal-gate devices. The standard commercial gate-oxide growth and 
annealing processes were modified in temperature and gas ambient to provide the 
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needed radiation hardness. By incorporating small changes in the geometry of the 
thin-oxide region, extending the thin-oxide region beyond the source/drain areas 
to guard-band regions, deleterious field-oxide radiation induced edge parasitic 
leakage currents were greatly suppressed. Using the aforementioned techniques, a 
full family of radiation-hardened metal gate MSI (medium scale integration) 
CMOS integrated circuits was made available by semiconductor vendors with 
successful demonstration of the hardness capability on various space programs 
such as the Voyager space-probe mission. 
Interface and oxide traps not only impact performance (such as speed and 
power dissipation) and reliability (through increased hot-carrier trapping 
sensitivities) but also affect radiation-hardness evaluation in a rather elusive 
manner. For routine dose rates used in testing (100-1000 rad/s) (rads(Si) and 
rads(Si02) are units equal to lOOergs absorbed per gram of material specified), Nit 
may be compensated by positive oxide-trapped holes (Not) in the gate and field-
oxide regions of n-channel transistors, causing the device to appear to be hardened. 
For dose-rates appropriate to space systems [dose rates less than lrad(Si02)/s], 
this compensation effect is usually not operative. The effect causes the device to 
actually be more sensitive to radiation exposure, introducing threshold voltage 
rebound problems. (Rebound: as Fig. 1 . 15 shows, the effects on n-channel 
threshold voltage during and after irradiation for two devices processed differently 
and annealed under +10V bias at 100°C following irradiation. The threshold 
voltage changes markedly after the radiation ceases, and can reach values 
appreciably above the preirradiation threshold. This phenomenon is known as 
rebound or superrecovery.) These quasi-permanent effects of oxide and interface 
traps, as well as recently found bias dependencies of MOS radiation sensitivity 
(e.g. static vs. dynamic at various duty cycles and frequencies), make the trapped 
hole/interface trap compensation approach highly undesirable.(This approach was 
used as a hardening technique for many years on older, less dense MOS 
technology.) Furthermore, such variable, nonlinear effects make hardness 
assurance projections extremely difficult and costly. In order to alleviate these 
problems, radiation-induced interface traps need to be maintained at levels less 
than lOiicm-2. As technology scales down to submicrometer dimensions, the 
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Fig. 1.15 Threshold voltage of an n-channel transistor as a function of irradiation 
and anneal time after irradiation. The two curves represent transistors that were 
fabricated with different process sequences, (after [1.22]) 
density of radiation-induced trapped holes may scale more rapidly with oxide 
thickness than the radiation-induced interface trap density. Thus, the real pacing 
item for hardening high-performance, high density integrated circuits will be the 
reduction of radiation-induced interface trap density at the Si/SiOa interface for 
thin gate oxides. 
In the 1980，s, it required an additional five years or so to develop radiation-
hardened versions of standard, radiation-soft commercial VLSI memory 
technology, such as 64K-bit C M O S S R A M s . Worse yet this lag time between 
commercial introduction of a high-density memory part and demonstration of 
radiation-hardened version was increasing for increasing memory density. This 
increase in hardening development time was due to the ever-growing complexity 
of semiconductor device fabrication technology. Nearly all of the high-
temperature processing steps necessary to fabricate VLSI integrated circuits 
influenced the radiation hardness in a highly interactive manner, one way or 
another. For instance, dielectric-film deposition processing required for 
interconnection purposes affected the radiation hardness of previously grown gate 
and field oxides. Furthermore, the continuing trend to scale to smaller and smaller 
device dimensions had also aggravated device radiation sensitivity. For example, 
the role of subthreshold leakage current caused by radiation exposure increased 
_ — 
Chapter 1 Introduction  
for devices with smaller channel length. Even though some researchers predicted 
earlier that total dose problems for thin gate oxides would be minimal, hardening 
efforts at that time faced a new set of gate-oxide problems for scaled oxides, 
including rebound and hot-carrier injection effects. It was possible that, in order 
to use gate oxides less than 20nm in thickness for high-reliability purposes in 
high-performance devices, modified oxides or multilayer structures, such as 
nitridated oxides, may be required. Such departures from standard processing 
would most likely increase the required development time for radiation hardening 
of VLSI circuits. Therefore, substantial increase in the radiation-hardening 
technology-base effort is necessary to reduce the aforementioned development lag 
time and thus to provide survivable, high-performance, high-density integrated 
circuits to the aerospace industry on a more timely basis. 
1.8.1 Radiation Effects on Ultrathin Gate Oxides 
Thinner gate oxides which are required in submicrometre M O S devices are 
known to suffer less radiation induced damage as compared to the thicker 
oxides[1.23]. This trend has been studied for gate oxides with thickness greater 
than lOnm. Effects such as the tunnelling of trapped holes from irradiated M O S 
capacitors have been reported for ultrathin gate oxides, and are expected to 
influence the thickness dependence of radiation induced damage in the sub-lOnm 
regime. 
M O S capacitors with polycrystalline silicon gate and gate oxide thickness of 6, 
8 and lOnm were fabricated. M O S capacitors were exposed to 50keV X-ray to a 
dose of lMrad(Si02). Fig. L16a and 1.16b show qiiasistatic C-V curves for M O S 
capacitors with 6 and lOnm gate oxides before and after the radiation exposure. 
As a result of irradiation, a slight distortion of the curves was observed, indicating 
an increase in interface state density. Distortion of the curves is much smaller 
compared to thicker oxides reported in some of the earlier studies. It is observed 
that C-V curves of the irradiated capacitors with lOnm oxide are distorted more 
than those for capacitors with 6nm oxide. This trend was confirmed by the 
capacitors with 8nm gate oxides which showed an intermediated interface state 
generation AD". The precise values of AD" were not calculated because distortion 
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of the curves is too small to extract meaningful quantitative information. 
Nevertheless, it can be concluded from observing the quasistatic C-V data that 
ADit continues to reduce with reducing gate oxide thickness in the sub-lOnm range, 
similar to the trend observed for thicker oxides. 
Numerous models have been proposed for the interface state generation as a result 
of irradiation. Because gate oxide used in this work were grown under identical 
conditions they are not expected to have different concentrations of hydrogen 
related bonds. Therefore, hydrogen related models cannot explain the thickness 
dependence of AD,,. Alternatively, according to Grunthaner, F. J. et. al.[L24], 
strained bonds in the oxide are ruptured by capture of radiation generated holes. 
The resulting nonbridging oxygen defects migrate to the Si/SiOa interface under 
the influence of a bond strain gradient, and give rise to interface states. The 
higher the density of strained bonds and/or the larger the strain gradient, the 
higher the interface state generation. Thicker gate oxides have a larger defect 
generation volume, that is a higher number of electron-hole pairs are generated in 
thicker oxides, which results in a higher number of nonbridging oxygen defects. 
In addition, reduction of gate oxide thickness increases the gate induced strain at 
the interface, which shifts the maxima of strain distribution towards the Si/SiOi 
interface. As a result, the defect collection range is smaller in thin oxides, i.e. the 
portion of gate oxide over which strain gradient favours defect migration is 
smaller in thinner oxides. Both these factors improve the immunity of the Si/Si02 
interface to ionizing radiations. 
Apart from the above mentioned factors which are present in thicker oxides as 
well, hole detrapping can also affect the thickness dependence of radiation 
induced AD/?, it has been reported that trapped holes tunnel back to the gate or 
substrate in M O S capacitors with thin gate oxides. This process can significantly 
reduce hole trapping in the gate oxide, thereby suppressing the subsequent 
interface state generation. 
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Fig. 1.16 Quasistatic C-V curves for 6 and lOnm gate oxide M O S capacitor before 
radiation exposure, after radiation exposure and after subsequent constant current 
Fowler-Nordheim stress, (after [1.23]) Dose=l Mmd(Si02) Stress at 2mA/cm^ 
fresh 
irradiated 
radiation + F-N stress 
a 6nm (Tox = 60A) 
b lOnm (Tox = 100A) 
Neutral electron trap generation is yet another concern when M O S capacitors 
are exposed to ionizing radiation. These traps capture electrons as they are 
injected into the gate dielectric during the device operation, thus degrading the 
device characteristics. To study the neutral trap generation, constant current F-N 
injection was performed on some of the irradiated capacitors at a current density 
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of 2mA/cm^. The results of this experiment are shown in Fig. 1.16 along with the 
C-V curves for fresh and irradiated devices. For comparison, some fresh samples 
were also stressed under the same conditions. It is observed from Fig. 1.16 that F-
N injection of electrons caused no significant shift of C-V curves in irradiated 
capacitors. This indicates that neutral trap generation, previously observed for 
thicker gate oxides, is virtually absent in the thin gate oxides used in this work. In 
addition, a comparison of Fig. 1.16 with quasistatic C-V curves before and after F-
N stress on fresh devices (not shown) indicated that exposure to radiation did not 
degrade the immunity of Si/Si02 interface to hot electron stress. 
In summary, it is observed that the decreasing trend of radiation induced 
positive charge and interface state generation with gate oxide thickness continues 
even in sub-lOnm gate oxides. This trend is suggested to be further aided by 
detrapping of holes by tunnelling from thin gate oxides. Neutral trap generation is 
virtually absent and the interface quality remains unaffected after irradiation in the 
ultrathin gate oxides. Thus ultrathin gate oxides have the inherent advantage of 
radiation hardness. 
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2.1 Conventional Furnace 
Conventional furnace was used for in-house oxidation of silicon. The 
temperature for this experiment was from 770°C to 900°C and duration was from 
5 minutes to 30 minutes. Note that the oxide thickness cannot be predicted with 
the oxidation time and temperature. This is due to the short oxidation time and 
the comparatively long time for sample push-in and pull-out. Oxide is not 
supposed to grow during these push-in and pull-out periods but the real situation 
remains subtle. A suggestion to improve the oxidation condition is to use in-situ 
ellipsometer and load the sample at room temperature into a furnace purged with 
argon, raise to the determined temperature, and then replace argon with dry 
oxygen [2.1]. 
Besides the use of conventional furnace for oxidation, another furnace was 
used for annealing the oxidized samples. The temperature was from 300°C to 
650°C and the duration is from 10 minutes to 60 minutes. Both the furnaces 
needed to be clean to avoid contamination during the oxidation and annealing 
process. 
2.2 Rapid Thermal Oxidation (RTO) 
The R T A system was made in Beijing. It uses two sets of tungsten-halogen 
lamps to heat the sample, from both the top and the bottom. The R T A system 
cannot be pumped to high vacuum, but oxygen and nitrogen gas are allowed to 
flow into the process chamber. Flow meters are installed on the side of the 
system. Water is flowed through the system for cooling purpose. Hence, a warm 
or cold wall chamber is expected. The wafer holder is made of quartz with four 
short legs to hold two-inch diameter silicon wafers. The legs are made such that 
the contact area between the wafer and the wafer holder is minimized. Hence, 
heat loss through the holder is minimized. Temperature and time data are 
exported to the computer. 
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In this experiment silicon wafers are cut into small pieces. They are placed 
on a two-inch diameter silicon wafer which is in turn being placed on the wafer 
holder. This two-inch diameter silicon wafer is undesirable but it is necessary to 
support the small pieces of samples. The lamps on the bottom cannot be directly 
shone on the samples. A suggestion for future experiments is to use a whole 
piece of two-inch diameter wafer for heating. This will give better uniformity. 
2.3 Irradiation Source 
In this experiment M O S capacitors were irradiated with H+ ions, He+ ions 
and electrons. H+ ions and He+ ions were generated from the Rutherford 
Backscattering Spectrometry (RBS) chamber. Electrons were generated in the 
scanning electron microscopy (SEM) chamber. 
H" ions and He" ions had to be created prior to the production of H+ ions and 
He2+ ions, respectively. H' ions were created from a sputter ion source. The 
diagram is shown in Fig. 2.1 [2.2]. Cesium vapours were ionised in an ionizer to 
form Cs+ ions. These Cs+ ions would impinge on the sputter cathode containing 
titanium hydride powder. Many different kinds of ions were sputtered out. An 
analyser magnet was then used to select the H" ions. 
He+ and He^^ ions were created by passing Helium gas into a duoplamatron 
ion source. The operating principle of the duoplasmatron ion source is shown in 
Fig. 2.2[2.3]. The schematic drawing of a duoplasmatron ion source is shown in 
Fig. 2.3 [2.4]. Then these He+ and He〗— ions would pass through heated Li 
vapours which would reduce the positive ions to He" ions. 
The negative H' ions or He' ions would then pass through the acceleration 
tube. They would travel by using an electrostatic attractive force to the highest 
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Fig.2.1 Schematic drawing of the sputter ion source being used to generate H" 
ions[2.2] 
voltage. At this high voltage these negative ions would pass through a stripper 
gas cell containing nitrogen where the outermost electrons were stripped. H+ 
ions and He+ ions would form respectively, depending on which kind of negative 
ions was accelerated. Then these energetic positive ions would be accelerated by 
negative electrostatic force to ground potential. At last they would strike on the 
sample. The energy of impact in this experiment is IMeV. 
Electrons in this experiment were generated by a tungsten filament in the 
scanning electron microscope (SEM). They were accelerated by electrostatic 
potential through the anode and then focused by electromagnetic lens. Then the 
electrons would strike on the sample. The basic principle of a S E M is shown on 
Fig. 2.4. A suggestion for improvement of the experiment is to use a LaBve 
electrode in place of the tungsten filament. A LaBre electrode can generate a 
higher electron beam than a tungsten filament. 
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2.4 Capacitance-Voltage (C-V) and Current-Voltage (I-V) Curves 
2.4.1 Definition of Potential and Sign Conventions 
The potential is defined by[2.5] 
q0(x)二 E f - E i ( X ) (2.1) 
where Ep is the extrinsic Fermi Level and Ei is the intrinsic energy level, 
which is parallel to both the conduction band and valence band edges. Deep in 
the bulk silicon (x —> ⑵)，(p(x) is called the bulk potential 办 and at the silicon 
surface (x=0) is called the surface potential (ps. 
Fig. 2.5 and Fig. 2.6 show the energy band diagrams of n-type and p-type 
M O S system, respectively. The band bending y/(x) is defined as 
(2.2) 
^ Jl 
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Fig. 2.3 Technical Drawing of a Duoplasmatron [2.4] 
where \jj(x) represents the potential at any point x in the depletion layer with 
respect to its value in the bulk. In particular, the barrier height 购 = 办 - i s the 
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Fig. 2.5 (a) Energy diagram of M O S system for n-type silicon in accumulation. 
The various potentials defined here are shown along their sign conventions as 
indicated by the arrows. An arrow pointing down denotes positive potential; an 
arrow pointing up denotes negative potential. The charge distribution diagram 
below the energy diagram shows that surface charge in accumulation is made up 
entirely of electrons, (b) Same as (a), except depletion-inversion is shown. 
Charge distribution diagram below the energy diagram shows that surface charge 
in depletion-inversion is made up of holes and ionized donors. [2.5] 
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inversion is shown. Charge distribution diagram below the energy diagram 
shows that surface charge in depletion-inversion is made up of electrons and 
ionized acceptors.[2.5] 
total potential difference between the silicon surface and the bulk; that is, y/s is 
the total band bending. 
It is convenient to define dimensionless potentials u(x) and v(x) by the 
equations 
_ = 碰 （2.3) V ⑶ 二 産 （2.4) 
kT kT 
Using the definitions of potentials n(x) and p(x) can be rewritten 
n(x) = n. exp[M(x)] = N^ exp[v(x)] 
N 
where — = expCw^) (2.5) 
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and p{x) - rii exp[-M(x)] = N八 exp[-v(x)] 
N 
where — ^ = expC-w^) (2.6) 
At the silicon surface u(0)=us and v(0)=vs. The electron and hole densities at 
the silicon surface ns and ps respectively are 
n^ = 72, 、二 ND exp(v5) and p^ - n- 、二 N八 exp(-v^) (2.7) 
The sign convention for the potentials for n-type in Fig. 2.5 are: (1)*〉0; 
(2)的 >0 and * >0 in accumulation; (3) when y/s =0 and ^s 二* the bands will 
be flat; ( 4 ) 灼 i s the intrinsic point at the surface {ns=ps)\ and (5) if/s <-
205<O in inversion. Fig. 2.6a, b show p-type silicon in accumulation and 
inversion respectively. The sign conventions for p-type in Fig.2.6 are: (1) 
(2)中s <0 and y/s <0 in accumulation; (3) when (ps =(pB and 釣=0, the bands will 
be flat; (4) y/s =-办〉0 is the intrinsic point {ps=ns)\ and (5) y/s >-2^5>0 in 
inversion. The sign convention for bias applied between the gate and the silicon 
will be the polarity on the gate with respect to the system. 
2.4.2 The Poisson Equation 
Silicon is treated as a semi-infinite homogeneous crystal in thermal 
equilibrium. The silicon surface is represented by the plane at x=0 and the bulk 
by positive values of x. The problem is one dimensional, so that potentials are 
functions of x only. 
Surface potential as a function of 义 is given by the Poisson equation in one 
dimension 
P ⑶ ， 。 o x 
J 2 二 (丄⑴ 
dx e, 
where p(x) is the charge density (coul/cm ) composed of immobile ionised 
-j 0 
donors and acceptors and mobile holes and electrons and £'^ =1.04x10" F/cm is 
“ Is 
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the dielectric permittivity of silicon. N o w 
⑶ - 律 ( 2 . 9 ) 。 
and (2.8) becomes 
d'^ _-qb{x)-n{x)+N^-N^] (2.10) 
dx^ . 
The condition for charge neutrality must exist in the bulk, that is, far from 
the surface where 讽oo)=05 and /Xx)=0. Therefore, (2.9) becomes, deep in the 
bulk (x— 
(2.11) 
When (2.5) and (2.6) are used, (2.11) becomes 
^ D - ^ A 召）-exp(-wj] (2.12) 
As [exp(Mg )— exp(- )]= 2sinh(Mg ), (2.12) becomes 
N d — sinhwg (2.13) 
In general, for any value of x, we write from (2.5) and (2.6) that 
n{x) - p{x) - 2n- sinh u{x) (2.14) 
Substituting (2.13), (2.14) into (2.10)，Poisson's equation becomes, 
expressing potential in dimensionless form 
^^ 2 
- = X'^ [sinh u{x)- sinh u^ ] (2.15) 
dx 
where 入“ called the intrinsic Debye length, is defined as 
f . k r Y ' 
入 , = ^ ^ (cm) (2.16) 2q n. V ^ IJ 
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The appropriate boundary conditions are that at the surface (x=0) u=us and 
in the bulk (x—oo)，U=UB. This last condition ensures charge neutrality in the 
bulk. 
To integrate (2.15), we use an integrating factor given by 
d (du^ duf d^u^ 
——— = 2 — — ^ - (2.17) 
dx[dx dx dx 
\ ) \ y 
/ 血 \ 
Multiplying (2.15) by 2 — , we obtain 
dufd^u^ oHr.i^ { \ • 1 idu d fdu? 2 — — - = 2入,smhw^xj-sinhMg ——=———— (2.18) 
dx dx dx dx[ dx ‘ 
V J V / 
Integrating from the surface to the bulk, we have 
0 / T Mfi 
A I W r y 丨 __ 
d —— [sinh sinh j/w (2.19) 
X dx J 
V y dx 
where = — ~ — F^, and Fs is the field at the semiconductor surface. 
dx kT 
Integrating each term in (2.19) yields 
« f diA: faF Y 
\ d\—\ (2.20) 
i � [kT j 
dx 





and sinh u^ du = {u^ - u^ )sinh u^ (2.22) 
Us 
The result of the integration is 
— 
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1 kT I 
Fs - Sgn(u^ — Us )(2) 2 [(m^  - Us )sinh u^ — (cosh 一 cosh u^ )]2 (2.23) 
For us<ub, Sgn{uB-us) is positive, and for us>ub, Sgn{uB-us) is negative. W e 
also get the field in the depletion layer by integrating (2.19) from a point x in the 
depletion layer to the bulk in a manner similar to that already done. The result is 
1 kT 1 
F(义)=轮"(Wg -M(x)]sinhwg - [coshwg _coshM(x)]}^ 
qAi 
(2.24) 
To simplify (2.23), we write 
Fs =Sgn{u, -Us)—F(us,u,) (2.25) 
where F(us, UB) is a dimensionless electric field given by 
= (2)2 [(U^ -US )sinhUR 一 (coshU^ — coshU^ )]2 ( 2 . 2 6 ) 
To get the total charge per unit area, we use Gauss' law 
Qs =已sFs :Sgn{uB-Us)Co——万) ( 2 . 2 7 ) 
q 
where Co:SslX\ is an effective semiconductor capacitance per unit area. 
Fig. 2.7 is a plot of (2.27). 
2.4.3 Low Frequency Capacitance 
2.4.3.1 Sum of Series Capacitors 
The low frequency capacitance per unit area of a M O S capacitor can be 
expressed as a sum of two capacitors in series: 
1 1 1 
— = ^ 7 — — (2.28) 
c cAws) Cox 
The diagram is shown on Fig. 2.8. 
— 
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Fig. 2.7 Plot of Eq. 2.27 showing variations of silicon surface charge 
density |Qs| as a function of barrier height y/s for p-type silicon having 
NA 二 4xl0i5cm-2，7=300% and 办=0.335V calculated from Eq. 2.6. After 
Sze.[2.6: 
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Fig. 2.8 Cross section of an M O S capacitor showing a simple equivalent 
circuit. The capacitor labelled Cs is shown variable to denote its bias 
dependence. [2.5] 
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2.4.3.2 Discussion of Various Terms Contributing to the Field 
ID 
From (2.5) and (2.6), exp(Mg)=—^ and exp^-w"):仏 where HB and PS 
n- n-
are electron and hole densities in the silicon bulk respectively so that 
.1 /in - Pn 
smhu, ^ (2.29) 
2n-
and coshi/g =几^ + PB (2.30) 
2n. 
From (2.7) — and e x p ( - s o that 
, n. + p. 
coshw^ ^ (2.31) 
2n-
Substituting (2.29), (2.30) and (2.31) into (2.26), we obtain 
1 1 
�{ u , - u , - U s + 1 ) + - ^ + ^  (2.32) 
y^i J L 几B ^B ^B _ 
For n-type UB-ND and = 0 so that (2.32) becomes 
ND 
1 1 
/ \ — r — 
^ 2 2 (2.33) 
卜 , J L ^ D N d _ 
Substituting (2.33) into (2.27) yields 
1 1 
/ 、 、一 r n— 
_ z.ikT]^ / i Nn r / \ Pc ^ 
入八"J \ j L N d N d _ 
The first term in the bracket of (2.34), {UB-US-1), is derived from the term 
[O5-M力sinh UB-cosh ub] in (2.26). This term is dominant when hs/Nd and ps/Np 
- — 
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are small , which occurs in deplet ion. Neglec t ing these mobi l e carr ier terms 
(2.34) becomes 
(2.35) 




t q qN�J 
The depletion layer charge per unit area Qd can be written in terms of 
depletion layer width w defined by 
w = ( 2 ) i X � ( " s - u ^ - 1 ) 2 
= (2.37) 
Using (2.37) in (2.35), QD becomes 
(2.38) 
/? P 
The second and third terms in the brackets of (2.34), — ^ + , are derived 
N d N d 
from the cosh us term in (2.26). The second term, nsINo becomes important in 
accumulation. In strong accumulation (US>UB), the second term is dominant and 
gives the accumulation layer charge density. 
The third term, ps/No becomes important in inversion. In strong inversion 
(VS<-2UB), the third term is dominant and gives the inversion layer charge density. 
In inversion, Qs is the sum of the inversion layer charge density qNi and the 
depletion layer charge density QD 
Qs 二 代 + QD (2.39) 
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If (2.39) is combined with (2.35) for QD, with (2.34) for Qs and with (2.36) 
for Xn, then qNj becomes 
‘ 1 "“ 
2 1 
qNi 二办 q N D ^ ^ J ^ U B - U s - l + t -{u,-u,-l)2\ (2.40) 
L N D X 
� J 
Equation (2.40) is approximate because the depletion layer is not quite as 
wide in inversion as (2.37) predicts because of the rapid change in potential 
within the inversion layer, which leaves a potential smaller than us across the 
depletion layer. Nonetheless, (2.40) is accurate to within 5 % in weak inversion 
and is extremely accurate in strong inversion[2.7]. 
For simplicity, p-type sample's field will not be stated here. Reader are 
referred to ref.[2.5] p. 68 for reference. 
2.4.3.3 Calculation of the Low Frequency Capacitance 
Surface differential capacitance per unit area is 
C 广 丫 ^ 阁 （ 2 . 4 1 ) 
du. kT dun 
V A ^ J V 、） 
From (2,27) and (2.41), we obtain 
/ £ 、 3 
Cs 二-Sgn(UB - u “ 子 — ( 2 . 4 2 ) 入 o u . 
V ‘ y 
At low frequencies, ac changes are so slow that equilibrium is maintained. 
Therefore, the ac variation of (2.26) can be found by differentiation. 
Differentiating (2.26), we obtain 
d \ 1 一 sinh Un + sinh u. 
； ^ F k ， O = ； ^ (2.43) 
S 〜 - US jsinh UB 一 cosh U^ + cosh U^ J2 
d 、 sinhu. -sinhw. 
or ^ ^ — — ^ (2.44) 
dus r ) 
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Substituting (2.44) into (2.42) yields 
广 。 / sinhu. - sinhMo ^^、 
Cs = -Sgn{u, — u, ^ ^ — — ^ (2.45) 
Equation(2.45) is the expression for the silicon capacitance to be used in 
(2.28). 
The four equations that describe the ideal M O S capacitor are (2.28), (2.26), 
(2.45), and 
7 r j i 
+ — (2.46) 
2.4.3.4 Simpler Forms of Capacitance in Accumulation, at Flatband, in 
Depletion and Inversion 
The general expression for Cs in (2.45) takes on simpler forms in 
accumulation, at flatbands, in depletion, and in inversion. To derive these 
simpler forms for n-type, substitute (2.33) for F(US,UB), (2.29) for sinh UB, and 
sinh Us-{ns-ps)l^ni from (2.7) into (2.45), to obtain 
(n^/ _Ps/ — 1 � 
— - S G N { U J , - U, )CFBS [ / ^ D / N D ] � … � 
^s - ^ 丄 、丄外" 
The parameter CFBS introduced in (2.47) is called the silicon flatband 
capacitance. Comparison of (2.47) and (2.45) shows CFBS to be given by 
C 卿 = 》 （2.48) 
人n 
where CFBS is the value of CS at flatbands, that is, when v^^O or US=UB, to be 
shown shortly. 
— 
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a) Flatbands (vs=0) 
At flatbands, PS/ND=0; thus (2.47) becomes 
/ / \ n^/ 
C —-Sgn(UB - US)Cfbs W N D ] ( 2 4 9 ) 
s 「 / ' 
�UB-US_])+"YND 2 
At flatbands, v^^O. From (2.7), ns/ND=txp(vs) so that ns:ND when vs=0. 
These values lead to the indeterminate result Cs二Q/Q when substitute into (2.49). 
Therefore, to calculate flatband capacitance, the exponential in (2.7) must be 
expanded in a power series about v尸0. Before making the power series 
expansion, (2.49) must be written as an explicit function of v^. If we use (2.7) and 
the relation US=UB+VS, (2.49) becomes 
C , = 轮 厂 - ( v J - 1 ] (2.50) 
Expanding the exponential in (2.50) around vs=0 and retaining the first three 
terms, we have 
2 
exp(vj二 l + Vj + f + ... (2.51) 
Substituting (2.51) into (2.50) we obtain 
/ \ 
CS=Cfbs y + 1 (2.52) 
v J 
If we set V尸0, (2.52) becomes 
^s ~ Cfbs (2.53) 
CFBS = for p-type 入P 
CFBS = ¥ for n-type (2.54) 
入n 
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b) Strong Accumulation 
In strong accumulation, nslND»Psl^D^ nslND»l and nslND»\uB-us-\l so 
that (2.47) becomes 
C ^ ¥ ^ 2 = % " e x p f ¥ ] 々 v ^ (2.55) 
V 2 ) V2 ^ 2 J 
Similarly, for p-type 
C 广 、 
c , -冬；V5<0. (2.56) 
V 2 2 j 
c) Depletion (|vs| < 丨以忍丨) 
In depletion, ns/ND=ps/ND=0, and if we use us=ub+vs, (2.47) becomes 
C , = (-V, - 1 ) - 去 = V5<0. (2.57) 
V2 w 
Equation (2.57) is also applicable for p-type in depletion, vs〉0. 
d) Strong Inversion( |vs| > 2\UB\ ) 
Finally, in strong inversion, ps/ND»ns/ND and ps/Nd»(ub-us-1) SO that 
(2.47) becomes 
C v,<0. (2.58) 
V2 � ^ N, \ 2) 
Similarly, for p-type 
Ci = ^ - ^ e x p f ^ l ; v,>0. (2.59) 
a/2 N a k 2 乂 
Fig. 2.9 shows a plot of (2.47), where Co:切fK with various regions 
indicated. 
2.4.4 High Frequency C-V Curves 
The ac response of M O S capacitors is controlled by majority carrier 
response and minority carrier response. 
Because minority carrier response time is much longer than majority carrier 
response time, minority carrier can only respond to ac stimulation at very low 
frequency. In strong inversion, the silicon surface charge density is made up of a 
minority carrier component and an ionised impurity charge component. The 
_ — 
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minority carrier component increases exponentially with band bending (see Eq. 
2.40). The ionised impurity component increases as the square root of band 
bending (see Eq. 2.35). As band bending is increased beyond the onset of 
inversion, the rapid exponential increase of minority carrier density dominates 
the slower increase of depletion layer charge. Therefore, charge neutrality is 
satisfied almost entirely by the increase of minority carrier density, and ionised 
impurity charge hardly increases at all. That is, for slow gate bias variations, 
depletion layer width hardly changes in strong inversion. 
Consider next a rapidly varying ac gate voltage. In the inversion layer 
established by the gate bias, minority carrier density per unit area does not 
change with ac gate voltage because minority carrier generation does not follow 
the ac voltage. Therefore, minority carriers contribute no capacitance. However, 
charge neutrality must be satisfied for the ac gate voltage. As majority carriers 
can respond immediately to the ac voltage, ac charge neutrality will be satisfied 
by majority carrier flow in and out of the boundary between the depletion layer 
and the bulk silicon, that is, by an ac movement of the depletion layer edge. The 
capacitance measured at these high frequencies is the depletion layer capacitance 
in series with Cox-
As noted, the depletion layer capacitance does not change with slow 
variations in gate bias because depletion layer width is approximately constant, 
as it is screened from the gate by the inversion layer charge. Therefore, the 
measured high frequency capacitance in inversion is constant, almost 
independent of gate bias. Also this capacitance is the lowest of the entire C-V 
curve, because the depletion layer width is at its maximum value. 
2.4.5 Experimental Setups 
Because the experiments were intended to measure high frequency C-V 
curves, no low frequency C-V curves were measured. The high frequency C-V 
curves were measured by the HP4284A L C R Meter. The frequency of 
measurement was from lOKHz to IMHz. The L C R Meter is connected to a PC 
‘ ~66 
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Fig.2.9 Silicon surface capacitance as a function of band bending calculated from 
(2.47) for a donor concentration of and r=300°K).[2.5] 
computer through cable. A software program compiled by Labview is used to 
control the L C R Meter. The samples were connected to the L C R Meter through 
the probe station. The tips of the probes were made of tungsten. 
Current-voltage measurements were made by using the HP4145B 
Semiconductor Parameter Analyzer. The probe station connects the sample and 
the analyzer. The analyzer was controlled by a PC computer. After the current 
versus voltage curves had been retrieved, they were converted to current density 
versus electric field (J vs. E) curves using the ORIGIN software. 
2.5 Conductance-Voltage (G-V) Characterization 
By combining high frequency C-V and G-V curves, and applying Hill's 
equation [2.8], 
- — 
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C / 
Nss or D,, ——^^^ (2.60) 
qA G V r C V 
^,max + 1 I m 
�CO CQX j CQX ) 
the interface state density Nss or Dus could be calculated. A peak occurs at the G-
y curve. The peak conductance value is Gm,max- Its frequency and angular 
frequency are f and co=27tf, respectively, q is the electron charge. A is the 
capacitor area. Cm is the capacitance value measured at the voltage with peak 
conductance value. Cox is the oxide capacitance, which is the capacitance at 
accumulation condition. 
The most accurate calculation of Nss is given by the Nicollian-Goetzberger 
theory. However, their methods require such extensive data acquisition that it is 
not applicable in performing some device research. Hill's approximation 
technique is more quantitative and gives results closer to Nicollian-Goetzberger 
calculations than other approximation techniques. Other approximation 
11 1 _9 
techniques either fail for Nss less than 10 (eV cm" ) or the results are highly 
subjective leading to large errors. This is due to the fact that these 
approximations only use capacitance data where Nss has a small effect. On the 
other hand, Hill's approximation in addition utilizes the conductance where Nss 
has a larger effect. 
QSCV (quasi-static C-V) is usually used to determine the interface states. 
However, QSCV may not be obtained accurately due to large leakage current for 
ultrathin SiO! layer. Hill's method is much easier to estimate the value of Nss if 
the conductance peak (G-peak) can be related to the interface states. 
2.5.1 Experimental Details 
The measurement of G-V curves used the same equipment, HP4284A L C R 
Meter, as that for the measurement of high frequency C-V curve. Normally the 
G-V curves are measured after C-V curves are recorded. The frequency of 
measurement is lOkHz. 
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2.6 Ellipsometry 
Ellipsometry is the measurement of the effect of reflection on the state of 
polarization of light that is usually monochromatic, collimated and 
polarized[2.9]. Such measurements may be interpreted to yield the optical 
constants of the reflecting material or, when the reflecting material is a film-
covered substrate, the thickness and optical constants of the film. 
The state of polarization is defined by the phase and amplitude relationships 
between the two component plane waves into which the electric field oscillation 
is resolved. One wave, designated p, is in the plane of incidence. The other, 
designated s, is normal to the plane of incidence. If the p and s components are 
in phase the resultant wave is plane polarized. A difference in phase, other than 
180°, corresponds to elliptic polarization. In general, reflection causes a change 
in the relative phases of the p and s waves and a change in the ratio of their 
amplitudes. The effect of the reflection is characterized by the angle A, defined 
as the change in phase, and the angle y/, the arctangent of the factor by which the 
amplitude ratio changes. Symbolically, if the amplitude of the incident and 
reflected beams are designated as E and R, respectively, and the phase angles/^, 
^ = leflec, - ( P p - P . L (2.61) 
f R E � 
\\f = arctan — • — (2.62) 
Rc En \ ^ r J 
Ellipsometry is the measurement of A and y/. 
Fig. 2.10 illustrates the definitions and the effect of reflection on 
polarization. The reflection of an elliptically polarized incident beam is pictured 
with p and 5 components of equal amplitude differing in phase by about 50°. The 
p and s components of the reflected beam are in phase, the beam is therefore 
plane polarized, and the amplitude ratio has decreased to 0.5. It follows from the 
sketch and Equations (2.61) and (2.62) that for this hypothetical surface A=130° 
and 户arctan 0.5. 
_ — 
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Fig. 2.10 Resolution of incident and reflected beams into p and s component waves 
showing incident elliptic polarization and reflected plane polarization. [2.9] 
In the present study a Gaertner ellipsometer was used. The schematic 
representation of the ellipsometer is shown on Fig. 2.11. A laser light is shone on 
the SiOi/Si sample and reflected to the detector. An angle P； is measured from 
the polarizer and another angle A； is measured from the analyzer, both in the 
range marked in red colour. Then 
A^ =180'-A, (2.63) 
(2.64) 
s u s s T R A T ^ 
� / \ � / \ 
\ \ / \ � / \ / 
//? \ ANALY旧 
J / y ^ -. P �L A P12 [？R 
# \ “ � \ 
旧 \ 八、 
Li^dT SOURCE oi^ M^icRO^iHCTOME-ERi 
Fig. 2.11 Schematic representation of Gaertner Ellipsometer[2.9] 
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The polarizer and the analyzer are then adjusted to the angles / V and A2' in 
the range marked in black colour. Afterwards, the angles are fine adjusted to 
give a minimum reading at the meter. Angles P2 and A2 are then recorded. 
PI, A], P2, A2 are then input into a computer through a software "Ellip.bas". 
The refractive index rif is set at 1.46. The calculated oxide thickness will be 
displayed. 
2.7 Rutherford Backscattering Spectrometry 
Energetic ions are unique probes for surface analysis. The impact of an ion 
with a few electron volts of kinetic energy on a solid surface causes a series of 
collisional processes and electronic excitations; analysis of the energy spectra of 
backscattered ions shows that they provide detailed information about the atomic 
masses on the surface and about their geometric arrangement. 
In Rutherford Backscattering Spectrometry (RBS) the primary ion energy 
ranges from about lOOkeV (for H+) to several M e V (for He+ and heavier ions) 
[2.10]. The ion-target atom interaction can be described using the Coulomb 
potential from which the Rutherford scattering cross-section is derived, which 
allows absolute quantification of the results. Information in principle arises from 
a thickness of the order of lOOnm (lO'^cm), but surface analysis is also possible 
by channelling/blocking techniques. 
The physical principles are as follows: an ion beam is directed onto a solid 
surface, a part of the primary projectiles is backscattered from the sample and the 
energy distribution of these ions is measured. Since the ion-target atom 
interaction can be described by two-body collisions, the energy spectra can be 
easily converted into mass spectra. Structural information is obtained from 
crystalline samples by varying the angles between the beam and the sample. 
In general, models are required for structure analysis. These models are 
usually based on results from diffraction techniques (X-ray crystallography or 
_ — 
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low-energy electron diffraction), which provide the symmetry of the unit cell but 
not, directly, the real atomic position. 
2.7.1 Experimental Setup 
This experiment uses He^^ ions to bombard on the surface of Si02/Si. He^^ 
ions were created by the source as described in Section 2.3. The energy spectra 
of the backscattered ions are detected by the detector and recorded by the 
computer. The energy is 3.04MeV and the collision is inelastic, i.e. some nuclear 
energy interchange may have occurred. It is called non-Rutherford 
backscattering. The measured data are simulated by a software called 
“SIMNRA” version 4.4. The thickness of the oxide will then be found from the 
software, by assuming Si02 has an atomic density of 6.6x10 atoms/cm . 
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Chapter 3 Annealing Effects of Conventional Furnace 
Grown Oxide 
It is generally believed that post-annealing would cause the interface state 
density to rise[3.1]. Recently, however, it was reported that annealing the oxide 
devices after metallization would lead to a decrease in interface state density[3.2]. 
Hence, the effect of annealing on ultrathin oxide film is still unclear. In the 
present work, dry oxidation is chosen with a mixture of N2/O2 to obtain thin Si02 
films with oxide thickness less than 90A. Since dry oxide has a larger ratio of 
bridging to non-bridging oxygen sites than that of wet oxide[3.3], it has a better 
quality. The influence of post-metallization on electrical characteristics of thin 
SiOi films is investigated. 
3.1 Experiment 
n-type(lOO) Si wafers with resistivities l-2f2cm and 0.1-0.2^^cm were used. 
They were cleaned by boiling in a modified R C A solution, with 
NH40H:H202:H20= 0.15:3:7. This process was followed by a dip in 
HF:H20=1:50 solution for 10s. Wafers were placed in tube furnace for oxidation. 
The temperature was varied from 770°C to 900°C. The time was ranged from 5 
min to 30min. N2/O2 ratios of 10/1, 10/2, 10/5 were used to reduce the oxidation 
rate and passivate the surface. After the wafers had been oxidized, ellipsometry 
was applied to measure the oxide thickness. A F M was used to investigate if there 
was any change in surface roughness. A1 dots with radius of 0.05cm were 
deposited onto the wafer. C-V and I-V measurements were performed to 
investigate the quality of the as-deposited M O S capacitors. The wafers were then 
annealed in nitrogen at 300。C to 650。C for lOmin to 60min. C-V and I-V 
measurements were performed again. 
3.2 Results 
Oxide thickness was determined by ellipsometry with a He-Ne laser of 
}^二632.8nm and a refractive index of 1.46. It was also determined by C-V method 
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with the equation 
d = ssi02SoA/Cox (3.1) 
The results are shown in Table 3.1. Please note that the results obtained from C-V 
were slightly higher than those from ellipsometry. This may be due to two major 
quantum mechanical effects: i) additional band bending- occurs because the 
surface electrons (or holes) are located in localized energy bands above the edge 
of conduction band, and ii) presence of the charge centroid, which is located 
further from the surface than predicted by classical analysis[3.4]. 
Table 3.1. The summary of measured thickness and interface state densities {Nss) 
of silicon dioxide prepared under various conditions. 
Oxidation Oxidation N2:02 Thickness Nss 
- 2 _ 1 
Temperature Time (cm— eV_ ) 
^ I By C-V 
Ellipsometry 
770。C 30min 3.2x10^^ 
800。C 2.6x10^^ 
15min ^ ™ ™ 
850。C ^ 44A 5.6x101I 
15min ^ 6x10^^ 
30min ^ ^ 2.2x10^^^ 
850。C 30min loH ^ ^ ™ 
850。C ^ 
Figs. 3.1 and 3.2 show A F M images of Si/SiOi before and after oxidation, 
respectively. From the images, no notable change in roughness had been seen 
after oxidation. Surface roughness does not vary much after furnace oxidation of 
silicon. 
M O S capacitors were electrically characterized by C-W and I-V 
- — 
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measurements. C-V measurements were characterized by HP4284A precision 
L C R meter. I-V measurements were characterized by HP4145B semiconductor 
parameter analyzer. To determine the interface state density Nss, Hill's equation is 
used. (Please refer to Section 2.5 for details) 
Figs. 3.3 and 3.4 show the C-V and G-V curves of a M O S capacitor. Silicon 
wafer was placed in furnace and grown at 850°C for 30 minutes. Nitrogen to 
oxygen ratio was 10:1. Post-metallization annealing was made at 400。C for 30 
minutes. From Equation (2.60) the interface state density was calculated to be 
1.57xl0i0cm-2eV-i. 
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Fig. 3.3 C-V Curve of a M O S capacitor 
一 ^ 
Chapter 3 Annealing Effects of Conventional Furnace Grown Oxide  
0.8 I , ； 
• Conductance vs. Voltage 
0.7 -850。C 30min -
-N/02=10/1 -
-400°C anneal 30min _ " 
^ "N^ = 1 . 5 7 x 1 0 ' W W • 
^ ‘ ~frequency=10kHz • • “ 
� - • • -
0 • • 
运 0.4_ • _ 




0 . 2 - -• 
0 . 1 - • -
• 
• • • • • • • • • • • • • • • • • • • • 
0 . 0 ‘ 1 ‘ 
- 2 -1 0 
Voltage(V) 
Fig. 3.4 G-V Curve of the same M O S capacitor 
Fig. 3.5 shows C-V curve of another M O S capacitor. Furnace oxidation was 
performed at 770°C for 30 minutes. Nitrogen to oxygen ratio was 10 to 2. Post-
metallization annealing was performed at 450°C for 30 minutes. The interface state 
11 1 _2 
density was calculated to be 1.3x10 e V cm" , according to Hill's equation. 
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Fig. 3.5 C-y Curve of another M O S capacitor 
o 
From these results we can summarize that thin oxide (< 90A) films with 
• 11 _ 1 2 
acceptable interface state density (10 eV" cm" ) were obtained. This is acceptable 
_ -
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in comparison with the following table[3.5]: 
Table 3.2 Interface state density of M O S capacitors prepared by different methods 
for comparison from reference 3.6 
Fabrication Technique Nss eV—】) 
Wet oxide 3.8x10^^ 
Plasma as grown 2.1x10^^ 
Plasma after annealing 5.2x1 O^ 
Samples that had been oxidized at 770。C for 30 minutes with N2 to O2 ratio 
10:2 were annealed at different temperature under nitrogen atmosphere after the 
metallization. The flow rate of N2 was 710 sccm(standard cubic 
centimeter/minute) and the annealing time was 30 minutes. Samples were 
annealed at 300。C, 450°C and 550°C respectively. C-V curves are plotted in fig. 
3.6. The curve for the sample annealed at 450°C has the lowest shift towards 
negative voltage. This implies that the sample has the lowest density of positive 
charge. This positive charge is attributed to positive fixed charge, mobile ionic 
charge and interface trapped charge in the oxide. Further experiments are 
necessary for distinguishing each charge effect. An abnormal drop of capacitance 
from -1 to +2Volt is observed for the sample annealed at 300°C. It is attributed to 
the shielding effect. (Please refer to Section 4.2 for details about the shielding 
effect.) This can be eliminated if the system is well shielded. The 1/C vs. V 
curves are plotted in Fig. 3.7. The x-intercepts of the curves are approximately the 
flatband voltage. From the curves the sample annealed at 450°C has the lowest 
absolute flatband voltage. The G-V curves are plotted in Fig. 3.8. The curve in 
which the sample was annealed at 450°C has the lowest peak. By using Equation 
(3.2) the interface state density is plotted in Fig. 3.9. The sample annealed at 
450°C has the lowest interface state density. The J-E curves are plotted in Fig. 
3.10. The sample annealed at 350°C has the highest breakdown voltage. The 
sample annealed at 450。C has the second highest breakdown voltage and it is 
close to the one at 350°C. Considering both the flatband voltage shift and 
- ^ 
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breakdown, it can be concluded that the sample annealed at 450。C has the best 
quality of oxide. From the results of the samples annealed at 300°C and 550°C, it 
is suggested that at lower temperature the oxygen atoms might have not been 
mobilized while at high temperature aluminum might have diffused into the 
sample. 
—O— as-oxidized 
‘ ‘ ‘ ‘ 1 ‘ ‘ ^ ^ — a n n e a l e d at 300°C 
1.0 - Frequency： iMHz " annealed at 450�C 
Parallel Mode i^ ^^ f^ ^^ ^^ ^^ a^aaaaasafflfflsa^  。 
p ^ ^ ^ annealed at 550°C 
0 . 8 - Iff — -
• 丨 I f 
X 0.6- ？ jj -
^ / I -
f p Oxidation 
0 2 n^  IJ N2:02=10:2，770。C，30min 
mniDinifflffl^ ^^ ^^ ^^ ^^  annealing 
0 0 _ 舰 隱 麵 囊 ^ ^ ^ ^ N^ =0.71slm, time=30min _ 
I • I I I I I 1 I 1 I I I  
-4 - 3 - 2 - 1 0 1 2 
Voltage (V) 
Fig 3.6. C-V Curves of M O S capacitors annealed at different temperatures 
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Fig. 3.7 1/C^ vs. voltage bias curves of M O S capacitors annealed at different 
temperatures 
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Fig. 3.10 J-E curves of M O S capacitors annealed at different temperatures 
Samples that had been oxidized at 850°C for 30 minutes with N2 to O2 ratio 
10:1 were annealed after the metallization(PMA) at 400。C for different durations-
10, 30 and 60 minutes respectively. C-V curves are plotted in Fig. 3.11. From the 
curves it can be shown that those samples with 10 minutes and 30 minutes 
annealing have the lowest shift towards negative voltage. This means that they 
have the lowest density of positive charge. Fig. 3.12 shows the 1/C vs. voltage 
curves. From the curves the sample with 30 minutes annealing has the lowest 
absolute value of flatband voltage (0.4V). The G-V curves are plotted in Fig. 3.13. 
Once again the curves for the samples with 10 minutes and 30 minutes annealing 
show the lowest peak. This implies that they have the lowest interface state 
density. The interface state density is plotted against annealing time in Fig 3.14. 
The sample annealed for 10 minutes has the lowest interface state density while 
the one annealed for 30 minutes has the second lowest. The J-E curves are plotted 
in Fig 3.15. It is found that the curve with 30 minutes annealing has the highest 
breakdown voltage. The extremely low breakdown voltages of other curves may 
be due to the choice of bad spots. These spots might have been degraded before J-
E testing. It can be concluded that the sample with P M A for 30 minutes has the 
best quality of oxide. It is well known that at shorter time the oxygen atoms might 
have not been mobilized while for longer time aluminum might have diffused into 
the oxide. 
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Fig. 3.11 C-V curves of M O S capacitors annealed at different time 
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Fig. 3.15 J-E curves of M O S capacitors annealed at different time 
3.3 Conclusions 
Ultrathin oxide (<90A) capacitors with acceptable quality 
were fabricated by furnace oxidation. From Figs. 3.9 and 3.14, it can be 
concluded that the interface state density (A^ )^ is reduced by about an order of 
magnitude after annealing. Trapped charges in the oxide might have been 
passivated by annealing. The number of dangling bonds formed before annealing 
decreases after annealing. Hence, the interface state density is reduced. 
From the experiment of annealing M O S capacitors at different temperature, it 
was found that M O S capacitors annealed at 450°C had the best quality. From the 
experiment of annealing M O S capacitors at different time, it was found that M O S 
capacitors annealed for 30 minutes had the best quality. It is well known that at 
higher temperature or longer time aluminum might have diffused into the oxide 
and hence raised the interface state density while at lower temperature or shorter 
time oxygen might have not been mobilizing and hence retained the interface state 
density as that of without annealing. 
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Interface states arise mainly because of silicon dangling bonds present at the 
interface. W e speculate that during annealing oxygen atoms from the oxide or 
nitrogen atoms from the atmosphere might have diffused towards the Si/SiO〗 
interface and terminated some of the dangling bonds. This might have reduced 
the interface state density. Surface characterization technique such as X P S with 
high resolution depth profiling may be useful to observe the presence of oxygen or 
nitrogen atoms at the Si/SiOi interface. 
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Chapter 4 Rapid Thermal Oxidation of MOS Capacitors 
Thermal processes at high temperature involve redistribution of impurities. For 
small devices this redistribution is undesirable and efforts have been placed on 
reducing the temperature. Some processes, however, are not effective at low 
temperature. The other way is to reduce the time at high temperature. Standard 
furnace annealing is not appropriate for short time anneals. The wafers in such a 
system heat from edges inward. To avoid excessive temperature gradients that might 
lead to warpage, the wafers must be heated and cooled slowly. As a result, even the 
annealing time could be short, the long temperature ramps result in significant 
diffusion. At the same time, there has been emphasis on processes that operate on one 
wafer at a time rather than large batches. These single wafer processes provide the 
best uniformity and reproducibility, particularly for large wafer size. Rapid thermal 
processing represents the process to minimize the thermal budget by reducing the 
time at high temperature in addition to reducing the temperature. 
4.1 Experiment 
In this work RT-CVD was the equipment intended to be used. However, it was 
found that the dual thermocouples indicated different temperatures. It was not sure 
which display would give the correct temperature. This equipment was hence 
abandoned. 
Samples were oxidized in processors used for rapid thermal annealing. Rapid 
thermal oxidation was performed. 
All samples were cut from n-type (100) 2" Si wafers with resistivity l-2Qcm, 
which correspond to doping concentration of 2-5x1 Oi5cm-3, using an electron 
mobility of 1350 cmVVs. Samples were cleaned with the procedure as described in 
Chapter 3. There are altogether five trials performed and 26 samples prepared. The 
processing conditions are listed in Table 4.1. 
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Table 4.1 Processing conditions and characterization methods of the 26 samples 
prepared by RTO. (cont.) 
Trial Sample BaMng Oxidation 
Y | Temp.('C) Temp.(。C) Gasl Flow Gas2 Flow Gasl 
/ /Time /Time rate rate : Gas2 
N (min) (min) (seem) (seem)  
^ 1 ^  RTl - 950/2 O2 - 一 - - - — 
RT2 950/4 - ~~“ - 一 -
2 ^ RTa 600/4 1600 - ~ - _ -
RTb 700/4 - - -
RTc 770/4 - - -
RTd 850/4 - - -
RTe 950/4 - - -
3”” RTf 〒 2 0 0 / 3 ^ 700/6 1400 - — - -
RTg 800/6 - - 一 -
RTh 850/6 1500 - - -
RTi 950/4 1700 ^ - ^ - _ -
4 RTj 一 2 0 0 / 4 8 5 0 / 6 640 r^ 1:2 
RTk 950/4 
RTl 1000/4 
R T m 850/6 400 1700 1:5 
RTn 950/4 
RTo 1000/4 
RTp 850/6 190 1600 1:10 
RTg 950/4 220 1800 
RTr 1000/4 
"""5^ RTs 950/4 690 1300 1:2 
RTt 1000/4 
RTu 950/4 380 1600 1:5 
RTv 1000/4 
R T w 950/4 220 1800 1:10 
I RTx I I 1000/4 I I I I I 
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Table 4.1 (cont.) Processing conditions and characterization methods of the 26 
samples prepared by R T O . 
Trial Sample Deposition (Al) Annealing Characterization 
Front BackTemp.(°C) ^ Flow Methods and Remarks 
(A) (A) /Time rate 
(min) (seem)  
^ i ^ RTl 2000 ^ 400/30 710 Ellipsometry, C-V^ 
RT2  









4 R T j 1400 3000 710 Ellipsometry, C-V 
RTk 
RTl 






^ 5 R T s 3100 990 Forming - Ellipsometry, C-V, I-V, 
RTt Gas A F M , FTIR, XPS. 
RTu (85% 
RTv N2, 
R T w 15% H2) 
RTx J  
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4.2 Results and Discussions 
Because the results of the first trial to the fourth trial are quite similar, only the 
results of the fourth trial are presented. It could be concluded from the first trial to 
the third trial that M O S capacitors fabricated at temperatures below 950°C were of 
unacceptable quality (C-V curves could not be drawn). The oxide may not be of 
uniform thickness and pinholes may have appeared in the oxide. This is illustrated in 
Fig. 4.1. The working temperature range agrees with a previously published 
result[4.1]. 
For the fourth trial, the thickness of RTj, RTk, RTl, RTm, RTn, RTo, RTp, RTq, 
RTr as measured by ellipsometry are shown in Table 4.2. Oxide thickness is found to 
increase with temperature. Oxide thickness also increases with decreasing N〗to O2 
ratio. Only RTk (950。C 4min, N2:02=2:l) gave positive results. The C-V curves of 
RTk at different frequencies are plotted in Fig. 4.2. The C-V curves of RTk after 
annealing are plotted in Fig. 4.3. The annealing temperature was 450。C, the time was 
SOminutes and the gas used was nitrogen(N2). A comparison of C-V curves of RTk 
before and after annealing at lOkHz is plotted in Fig. 4.4. From the curves there is 
not much shift in C-V after annealing. The G-V curves of RTk before and after 
annealing at lOkHz is plotted in Fig. 4.5. From the curves the interface state density 
before annealing is calculated to be and that after annealing is 
Hence, there is a decrease in interface state density after 
annealing. 
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I 
__ silicon 
Fig. 4.1 M O S capacitors with pinholes and non-uniform thickness affecting the C-V, G-V 
and J-E (breakdown) curves 
Table 4.2 Comparison of thickness of samples RTj, RTk, RTl, RTm, RTn, RTo, RTp, RTq, 
RTr measured by ellipsometry, using n=1.46. 
Sample Thickness measured by 
(N2:02, Temp。，Duration) ellipsometry (A) 
RTj(2:l，850。C, 6min) ^ 
RTk(2:l,950。C, 4min) ^ 
RT1(2:1, 1000°C, 4min) ^ 
RTm(5:l, 850。C, 6min) ^ 
RTn(5:l,950"C, 4min) ^ 
Rto(5:l, lOOOT, 4min) ^ 
RTp(10:l, 850°C, 6min) 47 
RTq(10:l,950T, 4min) 48 
RTr(10:l, 1000°C, 4min) ^ 
- — 
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Fig. 4.2 C-V curves of sample RTk at different frequencies before annealing 
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Fig. 4.3 C-V curves of sample RTk at different frequencies after annealing 
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Fig. 4.4 Comparison of C-V curves of sample RTk at lOkHz before and after annealing 
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Fig. 4.5 Comparison of G-V curves of sample RTk at lOkHz before and after 
annealing 
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The flow chart of the fifth trial is shown on Fig. 4.6. The aluminium deposited 
at the front was 3100A and that at the back was 990人.The heating sequence of 
RTs(950。C 4min, N2:02=2:l) is plotted on Fig. 4.7. The thickness of oxide as 
measured by ellipsometry and C-V of RTs, RTt, RTu, RTv, RTw and RTx are shown 
on Table 4.3. From the table oxide thickness increases with increasing oxidation 
temperature and decreasing N2 to O2 ratio. The results as measured by C-V are 
slightly larger than those as measured by ellipsometry. The A F M image of the raw 
wafer is shown on Fig. 4.8. The A F M image after cleaning is shown on Fig. 4.9. The 
A F M image after oxidation at 1000°C with N2:02 ratio of 5:1 is shown on Fig. 4.10. 
From the A F M images, the surface roughness increases after cleaning. After 
oxidation, the R M S roughness ranges from 0.118nm to 0.275nm, as shown on Table 
4.4. At 950。C, there is a decrease in surface roughness with increasing N2:02 ratio, 
but at 1000。C, there is an increase in surface roughness with increasing N2:02 ratio. 
The discrepancies may attribute to dirt on the surface. 
_ - ^ 
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Fig. 4.6 Flow chart of the processing procedure adopted in the fifth trial 
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Fig. 4.7 The heating sequence used in rapid thermal processing (or oxidation) (95(f C 
4min, N2:02二2:1) 
Table 4.3 Thickness of samples RTs, RTt, RTu, RTv, RTw, RTx as measured by 
ellipsometry and C-V 
Sample Thickness measured by Thickness measured by 
(N2:02,Temp.,Duration) ellipsometry(A) CV(A) 
RTs(2:l,950°C, 4min) ^ 
RTt(2:l, 1000。C，4min) i K s 
Rtu(5:l,950"C, 4min) ^ ^ 
RTv(5:l, 1000。C, 4min) ^ m 
RTw(10:l,950。C, 4min) 42 56 
RTx(10:l, 1000。C，4min) 62 -
% 
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Fig. 4.8 A F M image of a raw wafer (before cleaning) Rms: 0.175nm 
Ra: 0.133nm 
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Fig. 4.9 A F M image of the wafer after cleaning Rms: 0.208nm 
(but before oxidation) Ra: 0.155nm 
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Fig. 4.10 A F M image of the wafer after 1000。C 4min oxidation (N2:02=5:l) 
Table 4.4. Surface roughness values of different samples with different oxidation 
conditions 
Sample(Temp., Duration, NiiOi ratio) R M S Roughness Average Roughness 
Rms(nm) Ra(nm) 
RTs6(Before Cleaning) 0.175 0.133 
RTs7(After Cleaning)' 0.208 0.155 
RTs3(950°C, 4min, 2:1) 0.190 
RTt3(1000°C, 4min, 2:1) 0Tl8 0.082 
Rtu3(950°C, 4niin,5:l) ^ 
RTV3(1000T, 4min, 5:1) 0.144 0.100 
RTw3(950。C, 4min, 10:1) o l ^ 0.118 
RTx3(1000°C, 4min, 10:1) O A W 0.099 
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The FTIR spectrum of sample RTsl(950。C oxidation 4min, N2:02=2:l) is shown 
in Fig. 4.11. From the spectrum, three peaks which correspond to three transverse 
optical modes (TO) of Si-0 bonds are found at around 1075 cm\ 800 c m ] and 460 
cirfi [4.2]. They are identified as asymmetric stretching, bending and rocking modes 
of the Si-O-Si group respectively. A major difference between the spectrum depicted 
in Fig. 4.11 and other results is that the peak at around 800cm'^ (bending mode) of 
Fig. 4.11 is comparatively larger than those of other results [4.2-4.5]. Other results 
show the SOOcirfi peak as the weakest peak among the three peaks. The spectrum 
depicted in Fig. 4.11 is measured in transmission mode which has a comparatively 
weak signal at the wavenumber range 1600cm"^-400cm'^ and the spectrum is flattened. 
Because the silicon substrate is highly reflective in the optical spectrum, it is 
suggested to retrieve the spectrum in the reflection mode. Some researchers used 
attenuated total reflection (ATR) to retrieve the infrared spectrum [4.6, 4.7] with a 
silicon internal reflection element (IRE). It is hoped that by using these methods, the 
peak intensity at 800cm'^ will be reduced. 
- N,q=2:i 1厂' T , -
' r \ 950°C4min J\ . 
< I #。f scans : 16 1 / « 
:Uty^ll 
, I , I I — I — I — I — I — I — I — 
1600 1400 1200 1000 800 6 0 0 4 0 0 
w a v e n u m b e r v ( c m ) 
Fig. 4.11 FTIR spectrum of sample RTsl(950°C oxidation 4min，N2:02=2:l) 
一 ^ 
Chapter 4 Rapid Thermal Oxidation of MOS Capacitors  
Stochiometric silicon nitride is found to have an absorption peak at around 
835cm-i (Si-N bond stretching mode) with full width at half maximum ( F W H M ) 200-
300cm'' [4.3, 4.4, 4.8, 4.9]. These peak and spread are not found in the spectrum of 
Fig. 4.11. The F W H M of the 800cm"^ peak in Fig. 4.11，which is the peak with the 
closest wavenumber to the Si-N peak, is only about 40cm"\ It can be concluded that 
no trivalent nitrogen atoms which are bonded to three silicon atoms are found in the 
film prepared (RTsl). 
It is ambiguous to tell the origin of the 502cm'^ peak depicted in Fig. 4.11. 
While a weak 515cm"^ symmetric vibration can be detected for the oxygen interstitial 
in Czochralski (CZ) silicon, a weak 490cm"^ symmetric stretch for the Si-N bond in 
silicon nitride films deposited by plasma enhanced chemical vapor deposition 
(PECVD) can also be detected[4.10]. In principle a symmetric stretch cannot be 
detected by infrared spectroscopy because of the lack of a dipole moment [4.11；. 
This in fact happens in gases. However, in solids ‘  a symmetric vibration mode is 
quite likely distorted by the surrounding neighbours of the molecule into a slightly 
asymmetric vibration mode such that it is no longer totally forbidden." [4.10] Since 
hypothetically the weak symmetric vibration modes accompany the strong 
asymmetric vibration modes and the strong asymmetric vibration mode of Si-N bond 
at 835cm-i ^ot detected, the possibility that the 502cm"^ peak belongs to Si-N 
vibration is ruled out. In contrast, a peak at 1136cm"^ depicted in Fig. 4.11 is likely to 
be originated from the strong 1106cm" ^ asymmetric vibration of oxygen interstitial in 
Czochralski silicon. A minor argument against this statement is that the absorption 
spectrum in Fig. 4.11 is obtained by dividing the absorption spectrum of RTsl SiO! 
sample by the absorption spectrum of HF-etched silicon (presumably no oxide). This 
procedure will weaken the oxygen interstitial signal. 
A slight broadening of the low frequency side shoulder of the Si-0 asymmetric 
stretching mode (TO3) peak (at around 1075cm"^) is found in Fig. 4.11. This is shown 
as the shaded region. This shaded region, as suggested by other researchers, is 
attributed to SiO^Ny oxynitride network[4.3, 4.4, 4.7]. (Please note that this silicon 
“ 
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oxynitride is randomly bonded—the order of bonding could be 0-Si-N or Si-N-0, 
etc.) Oxygen atoms are replaced by nitrogen atoms in the amorphous tetrahedral 
network. 
A more detailed study is suggested to detect if Si-H bonds at 2250 cm—i and 870 
cm-i [4.4, 4.7], Si-O-H bonds at 3650 cm"^ and 930cm"^ [4.4] and Si-N-H bonds at 
3392 cm—i [4.4] exist. Hydrogen, as suggested by G. A. Ruggles et. al., can act as a 
catalyst which is responsible for the lowering of interface state density (Dits) after 
75% H2, 25% N2 anneal[4.7]. It can be deduced that the same mechanism causes the 
reduction of interface state density (Dits) by forming gas (90% N2, 10%H2) annealing. 
Other inconspicuous peaks depicted in Fig. 4.11 may be attributed to carbon 
related organic molecules. Organic compounds with substituents in the structure are 
known to have infrared peaks arising from bending vibrations in the 1500-700 cm"^ 
range [4.11]. A much more careful and systematic approach in the wafer cutting, 
cleaning and oxidizing processes must be used to eliminate these anomalies. 
The FTIR spectra of SiOa R T O oxidized at 1000。C with different nitrogen to 
oxygen flow rate ratios are plotted in Fig. 4.12. The 1075 cm"^ Si-0 asymmetric 
stretching mode (TO3) peak intensity decreases with increasing N2:02 ratio. This 
agrees with G. A. Ruggles et. al.'s results [4.7]. G. A. Ruggles et. al. found that FTIR 
spectrum of NH3 nitrided silicon oxide has a reduced Si-0 TO3 peak intensity. 
A. del Prado et. al. prepared SiOxNy with different x and y ratios and found that 
Si-0 TO3 maximum shift from 1072 to 850 cm—i with decreasing O2 and increasing N2 
flow rate, with the presence of SiH4 [4.12, 4.13]. This shift is not observed in Fig. 
4.12. In Fig. 4.12, with increasing N2:02 ratio, the Si-0 TO3 peak is more flattened. 
It seems that with increasing N2:02 ratio, the peak can more easily be de-convoluted 
into 2 or more peaks (Si-0, Si-N and silicon oxynitride). If this is true, this means 
nitrogen is presence in O2 and N2 mixed and oxidized SiO〗 samples. 
‘ m ‘ 
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Fig. 4.12 FTIR absorbance of SiOi oxidized at lOOCfC with different N2 to O2 flow 
rates 
To investigate further, XPS was carried out to test the presence of nitrogen. The 
XPS spectrum of sample RTw2 (950。C, 4min, N2:02=10:l) is shown on Fig. 4.13. 
From the XPS spectra peaks of silicon, oxygen and carbon were observed. No 
nitrogen peaks were observed. It is possible that the nitrogen constituent percentage 
is below the detection limit of XPS. The peaks of Si and SiO〗 of sample RTt2 
(1000°C, 4min, N2:02二2:1) are plotted with peak-fitting in Fig. 4.14. From the peak-
fitting of Si peaks, silicon is mainly bonded to 4 oxygen atoms—Si and Si*, are the 
main species. Hence it fulfils the stoichiometry[4.14]. 
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Fig. 4.13 XPS spectrum of sample RTw2 (950。C 4min, N2:02=10:l) in a broad scan. 
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The C-V curves of sample RTv4 (lOOOT, 4min, N2:02二5:1) before annealing is 
plotted in Fig. 4.15. The G-V curve of RTv4 before annealing is plotted in Fig. 4.16. 
Before annealing the interface state density was The C-V curves of 
sample RTv4 after annealing are plotted in Fig. 4.17. The G-V curve of sample RTv4 
after annealing is plotted in Fig. 4.18. After annealing, the interface state density was 
reduced to 4.04xl0^°cm"^eV ^  A comparison of C-V curves of sample RTv4 before 
and after annealing is plotted in Fig. 4.19. There is only a very small shift of C-V 
curve towards positive voltage after annealing showing a small decrease in positive 
charge. Table 4.5 shows the interface state densities of samples RTs4, RTt4, RTu4, 
RTv4, RTw4, RTx4 before and after annealing. From the table, there is a decrease of 
interface state density after annealing. 
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Fig. 4.15 C-V curves of sample RTv4 (1000。C 4min, N2： 02=5:1) before annealing 
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Fig. 4.16 G-V curve of sample RTv4 (1000。C 4min, N2：02=5:1) before annealing 
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Fig. 4.17 C-y curves of sample RTv4 (1000°C 4min, N2:02二5:1) after annealing 
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Fig. 4.18 G-V curve of sample RTv4 (1000。C 4min, N2:02=5:l) after annealing 
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Fig. 4.19 Comparison of C-V curves of sample RTv4 (1000°C 4min, N2:02二5:1) at 
lOOkHz before and after annealing 
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Table 4.5 Interface state density for samples prepared under various conditions 
Sample Nss before N,s after 
(N2:02, Temp., Duration) annealing annealing 
(cm-2eV-i) (cm-2eV-i) 
RTs4 (2:1,950°C, 4min) 7 .07x10� 7.27x10' 
R T O (2:1, 1000°C, 4min) 4.58x10^ 1.22x10^' 
RTu4 (5:1,950°C, 4min) 1.36x10'' 7.31x10^ 
RTv4 (5:1, 1000°C, 4min) 1.70x10� 4.04x10^' 
RTw4(10:l ,950�C, 4min) 9 .53x10� 6.09x10' 
RTx4(10:l, 1000�C, 4min) 1.14x10'' -
A comparison of C-V and ellipsometry measurement of oxide thickness is 
plotted in Fig. 4.20. The thicknesses from C-V are only slightly larger than those by 
ellipsometry. This is suggested to be caused by quantum mechanical effects as 
mentioned in Section 3.2. 
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Fig. 4.20 Comparison of thickness measurement by ellipsometry, C-V 
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To calculate oxide thickness from C-V, a set of equations are used[4.15]: 
剛 二 + (4.1) 




=go 石聊 A (4.4) 
t ox 厂 
^ox 
where VTH denotes the thermal voltage (kT/q), CS denotes the semiconductor 
capacitance, Cox denotes the oxide capacitance and 8si02 denotes the oxide dielectric 
constant. 
Firstly one should find from a normal C-V curve (Fig. 4.21) its first and second 
derivatives (Fig. 4.22). Substituting C, C’, C” into Equation (4.1) one finds FB(V). 
By setting FB(V)=0 (Fig. 4.23) one obtains a set of values of K C(V), C丫V) and 
C"(V). Substitituting C(V), C：丫V) into Equation (4.2) one attains C,. Substituting 
C(V), Cs(V) into Equation (4.3) one gains C似.Substituting Cox into Equation (4.4) 
one acquires tox, which is the oxide thickness. 
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Fig. 4.21 A normal C-V curve of sample RTv4 after annealing at lOOkHz 
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Fig. 4.22 The first and second derivatives (C，’ C") of C-V curve of Fig. 4.21 
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Fig. 4.23 FB{V} as a function of voltage at around FB(V)二Q 
Some C-V results at IMHz behave abnormally. To understand this problem 
better, the sample was placed tightly inside an aluminium box, connected to 
HP4284A LCR Meter and tested. Gold wires are wire-bonded to the MOS capacitor 
for connection. Fig. 4.24 shows the C-V curves of a MOS capacitor of sample RTu4 
4min, N2:02=5:l) before it was placed in a box. Note the drop in capacitance 
of the IMHz curve at 1-2V. Also the accumulation capacitance at IMHz is 2.5nF, 
which is smaller than that of lOOkHz and lOkHz, which is about 4nF. Fig. 4.25 
shows the C-V curves of the same MOS capacitor while it was placed in the box. 
Note that the IMHz curve is ideally flattened at the voltage range concerned. On the 
other hand, the accumulation capacitance at IMHz remains at 2.5nF. Fig. 4.26 shows 
the C-V curves of the same MOS capacitor after the sample was removed from the 
box. The drop reappeared. The accumulation capacitance slightly drops to 2nF. Fig. 
4.27 shows the G-V curves of sample RTu4 before, during and after being placed in 
the box. Not much difference could be found from the G-V curves, which is 
presumably due to the low operation frequency at lOkHz. In conclusion, by placing 
sample RTu4 in a tightly sealed aluminium box, the drop in capacitance from 1 to 2V 
is eliminated but the reason for lower accumulation capacitance at 2.5nF at IMHz 
remains subtle, which requires further examination. 
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Fig. 4.24 C-V curves of sample RTu4 (950。C 4min, N2:02=5:l) before it was placed 
in an aluminium box 
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Fig. 4.25 C-V curves of sample RTu4 being placed in an aluminium box for better 
electrical shielding 
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Fig. 4.27 G-V curves of sample RTu4 at lOkHz before, during and after being placed 
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The current density against electric field of sample RTv4 (lOOO^'C, 4min, 
N2:02=5:1) after annealing is depicted in Fig. 4.28. From the figure, the breakdown 
field is found to be around 5.5MV/cm. A histogram of 5 occurrences of breakdown 
showing the distribution of electrical breakdown field is depicted in Fig. 4.29. From 
the figure, the average breakdown field is 3.5MV/cm. 
4.3 Conclusions 
o 
M O S capacitors with oxide thickness as small as 42A (sample RTw: 
N2:02=10:1, 950。C, 4min) were fabricated by rapid thermal oxidation (RTO) with 
acceptable quality (TVh〜lOU-lOi〗 cm"^ eV"^). It is found that the interface state 
density is reduced by about an order of magnitude after 450°C forming gas annealing. 
It is also found that the oxide thickness increased with increasing oxidation 
temperature but reducing N2 to O2 ratio. 
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Fig. 4.28 Current density vs. electric field of sample RTv4 (1000。C 4min, N2:02=5:l) 
after annealing (30min 450°C in forming gas) 
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Fig. 4.29 Histogram showing the distribution of occurrences of breakdown 
From FTIR Si-0 peaks are found in spectrum of SiCVSi. No Si-N peaks are 
found but a shoulder dispersion which is believed to be caused by the absorption of 
silicon oxynitride network is discovered. XPS spectrum shows that peaks of silicon, 
oxygen and carbon are found. No nitrogen peaks are observed. Perhaps the nitrogen 
constituent percentage in the oxide is below the XPS detection limit. It can be 
concluded that a minute amount of nitrogen is incorporated in SiOi/Si fabricated by 
R T O oxidation with O2 and N2 gas mixtures. 
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In this study, three sets of experiments were carried out to study the electrical 
behavior of ultrathin oxide M O S capacitors under irradiation. The first set was to 
compare the electrical characteristics of rapid thermal oxidized (RTO) ultrathin 
oxide M O S capacitors under H+ and He+ ions irradiation. Recent study has shown 
that He+ ion implantation into silicon can generate bubbles which can act as 
gettering sites of transition metals[5.1]. It would be interesting to see how this 
damage to silicon would affect the electrical behavior of M O S capacitors. The 
second set of experiments was to compare furnace grown (FO) and R T O ultrathin 
oxide M O S capacitors under H+ irradiation. The third set was an inspection of e-
beam irradiation effects on R T O ultrathin oxide M O S capacitors. Electron-beam 
lithography is considered to be one of the strong candidates as a next generation 
lithography tool[5.2]. However, e-beam irradiation onto a M O S structure can 
cause radiation-induced damage, especially to the thin gate oxide. In this set of 
experiments, sensitivity of electrical measurements to e-beam irradiation was 
studied. 
Because unexpected, abnormal or degraded high frequency C-V and G-V 
curves were observed from most experiments, two whole pieces of silicon wafers 
were oxidized in Hong Kong University of Science and Technology (HKUST) 
Electronic Engineering Department for repetition of e-beam irradiation. Because 
of time limit, repetition of the first and second set of experiments, i.e., the set of 
experiments for comparison of H+ and He+ ions irradiated M O S capacitors and the 
set of experiments for comparison of H+ ions irradiated furnace grown and R T O 
M O S capacitors, could not be carried out. 
5.1 Experimental Setup 
Except for HKUST's wafers, N-type silicon (100) wafers with a resistivity of 
l-2Qcm were used. The wafers were cut into designated sample pieces before 
cleaning. The sample pieces were cleaned by modified R C A SC-1 cleaning 
method--they were immersed in boiling NH40H:H202:H20=0.15:3:7 solution for 
5 minutes. The sample pieces were then dipped in HF:H20=1:50 solution for 10 
- n? 
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seconds. They were then rinsed in DI water. Except for furnace grown and 
HKUST's wafers, the sample pieces were placed in a rapid thermal annealing 
(RTA) furnace for oxidation (RTO). The sample pieces were baked in the furnace 
at 200°C for 4 minutes and then oxide was grown on the wafers at 950°C for 4 
minutes with an interception. The N2:02 flow rate was 5:1. The actual flow rate 
of each gas, however, differed from day to day in operation of the experiments. 
The conventional furnace grown samples were heated in a quartz furnace at 
850°C for 30 minutes. The push-in and pull-out periods were about 2 minutes 
each, respectively. Before push-in, the sample pieces were placed at the entrance 
of the furnace for 5 minutes. After pull-out, the sample pieces were placed at the 
entrance (exit) again for 5 minutes cooling. 
For HKUST's samples, N-type silicon <100〉wafers with a resistivity of 4-
7^2cm were used. The wafers were cleaned in H2SO4+H2O2 at 120°C for 10 
minutes. Then they were rinsed in DI water. After that, they were dipped in 
HF:H20二 1:50 solution. Finally they were spun dry in DI water. T w o whole 
pieces of wafers were used. The 100A thick silicon dioxide was prepared on the 
Si wafer at 850。C in dry O2 for 38 minutes. The 50A thick silicon dioxide was 
grown on the silicon wafer at 800。C in dry O2 for 26 minutes. Both wafers were 
oxidized in a quartz tube furnace in H K U S T . 
After the oxide layers were grown, the oxide thickness was measured by 
ellipsometry. For the set of experiments for repetition on e-beam irradiation 
(HKUST's samples), oxide thickness was measured by ellipsometry in both 
H K U S T and C U H K . 
For the first set of experiments, the samples were irradiated by H+ ions and 
He+ ions respectively inside the accelerator's implantation chamber. The energy 
for both types of ions was IMeV. The doses were ions/cm^. For 
the second set of experiments, the furnace-grown oxide samples and R T O oxide 
samples were irradiated by H+ ions separately. The energy and doses were the 
same as those of the first set of experiments. 
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For the third set of experiments, A1 was deposited at the back of the samples 
before e-beam irradiation. The A1 thickness was 4.3xlO^A. The reason for 
depositing A1 at the sample back is first to avoid charging accumulation effect of 
the samples during irradiation. Each piece of sample ready for e-beam irradiation 
was divided into regions of 0.225cm^. Each region was irradiated by the scanning 
electron microscope (SEM) (Amray) with a tungsten filament. The acceleration 
potential was 20kV. The duration of radiation was 100s, 1000s and 10000s 
17 2 18 
respectively. The doses, hence, were 2.6x10 electrons/cm , 2.6x10 
electrons/cm^ and 2.6x10^^ electrons/cm^, respectively. The equation for 
calculation[5.3] of dose is: 
45 + 2.5 X time duration 
dose = 乂 
scanning area electron charge 
V J •丄) 
95/uA time duration 
= X 
scanning area electron ch arg e 
A1 was deposited on the top and bottom of both 50A and 100A thick oxides 
on Si (SiOi/Si) samples from H K U S T . The A1 thickness on top was 3.6x10^A 
and on the bottom was 2.3xlO^A. C-V, G-V and I-V measurements were 
performed. C-V, G-V and J-E curves were plotted. After these measurements, the 
samples were annealed in forming gas (15%H2 in N2) at 350�C for 30 minutes. 
After annealing, C-V, G-V and J-E curves were drawn again. Moreover, C-V and 
G-V curves of one spot of a 50A oxide thickness sample before and after 
breakdown were plotted. The results of these curves could be used for clarifying 
bad or atypical C-V and G-V curves made in other experiments. 
H K U S T , s lOOA-thick oxide samples were used for e-beam irradiation. This 
was because these samples had more acceptable C-V and J-E curves than the 50A-
thick oxide samples before irradiation. A 1.7xlO^A-thick A1 layer was deposited 
at the sample back before irradiation. The potential used was 20kV. Each sample 
was divided into regions of 0.48cm x 0.29cm = 0.14cm^ for e-beam scanning. 
The duration of irradiation was 100s, 1,000s and 10,000s, respectively. The dose, 
as calculated from Equation 5.1, was 4.2x10^^ charges/cm^, 4.2x10^^ charges/cm^ 
and 4.2x1019 charges/cm^, respectively. 
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After irradiation, an Al layer was deposited on the front and back side of both 
H+ and He+ irradiated SiOa/Si samples for the first set of experiments. The radius 
of Al dots in the front was 0.5mm. The thickness of Al layer for H+ irradiated 
SiOi/Si samples in the front was 8.3x10^A, and 6.4x10^A in the back. The 
thickness of Al layer for He+ irradiated SiOi/Si samples in the front was 6.8x10^A 
and 4.7x10^A in the back. 
In the second set of experiments, an Al layer was deposited in the front and 
back side of both furnace grown and rapid thermal grown SiC^/Si samples. The 
Al layer thickness in the front was 3.3x10^A and 4.2x10^A in the back for both 
types of SiOi/Si samples. 
In the third set of experiments, after e-beam irradiation, Al dots were 
deposited in the front of SiOi/Si/Al samples. The Al thickness in the front was 
3.3xlO^A. By the same token, an Al layer was deposited in the front of 
SiOa/Si/Al samples for repetition of e-Beam irradiation (HKUST's samples). The 
Al layer thickness in the front was lO'^A. 
After the Al layer was deposited, high frequency C-V MD G-V measurements 
were performed for all experiments. All samples in all experiments were annealed 
in forming gas for 30 minutes. After forming gas annealing, C-V and G-V 
measurements were performed again for all samples. 
Fig. 5.1 shows the processing flow chart used for the first set of experiments. 
Fig. 5.2 shows the processing flow chart used for repetition of e-beam irradiation 
(HKUST's samples). 
5.2 Results and Discussions 
The oxide thickness via H+ and He+ irradiation measured by ellipsometry and 
C-V in the first set of experiments is listed on Table 5.1. 
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Fig. 5.1 Flow chart for processing H+, He+ ions irradiated M O S capacitors (the first 
set of experiments) 
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Fig. 5.2 Flow chart for processing e-beam irradiation samples (HKUST's samples) 
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Table 5.1 Oxide thickness from H+ and He+ irradiated M O S capacitors by 
ellipsometry and C-V 
Oxide thickness Oxide thickness Oxide thickness 
from ellipsometry from C-V (simple from C-V (Ricco's 
method) method) 
I f irradiated 113 A 140 入 -
sample 
l l ^ irradiated 68A ^ 
sample 
Fig. 5.3 shows the H+ ion projection range in Si02/Si from T R I M simulation. 
Note that most H+ ions were supposed to have passed through the SiO〗（〜lOOA 
thick) layer deep into the silicon substrate. Hence H+ ions irradiation can only 
cause structural damage (such as bond breaking), but not composition change. 
1 ‘ ‘ ‘ ‘ ‘ ‘ ‘ ‘ 
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Fig. 5.3 H+ ion projection range in SiOi/Si (from TRIM) 
The C-V and G-V curves of the H+ ions irradiated samples before annealing 
are plotted in Fig. 5.4 and Fig. 5.5, respectively. The C-V curves behave normal 
except for the one with no irradiation, which is a bit low in accumulation. The 
difference in accumulation capacitance and hence oxide thickness from different 
H+ dose may arise from the slightly different preparation conditions for different 
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sample pieces. Hence, it is not really related to the radiation dosage. Although 
the sample pieces were oxidized together, they were placed in different positions 
on the wafer holder in the rapid thermal furnace. Moreover, the samples were also 
placed at different positions in the evaporation chamber when aluminium was 
deposited. There is a trend of increase in conductance peak with dose from the G-
V curves. This shows that the conductance peak is sensitive to H+ ion irradiation. 
The C-V and G-V curves of H+ ions irradiated M O S capacitors after forming gas 
annealing are plotted in Fig. 5.6 and Fig. 5.7, respectively. The C-V curve with a 
dose of 10i3 H+ ions/cm^ in accumulation is abnormal. There is a decrease and 
then increase trend of conductance peaks of G-V curves. Hill's Equation is used 
to calculate the interface density of states from C-V and G-V curves, (see Section 
2.5 for details). 
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Fig. 5.4 C-V curves of H+ irradiated M O S capacitors before annealing 
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Fig. 5.6 C-V curves of H+ irradiated M O S capacitors after annealing 
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Fig. 5.7 G-V curves of H+ irradiated M O S capacitors after annealing 
Fig. 5.8 shows the interface state density versus dose of H+ ions in the 
irradiated M O S capacitors before and after annealing. Before annealing, there is a 
trend of increase in interface state density with H+ ions dose. It hints that a higher 
dose would generate more dangling bonds by structural damage. The interface 
state densities are reduced by an order of magnitude after annealing. This result 
reveals that some of the dangling bonds are healed after annealing. There is no 
more trend of increase in interface state density with dose after annealing. This 
may be caused by the diffusion of Al atoms into the oxide during annealing. This 
process may generate interface states randomly, resulting in the loss of trend of 
interface state density with dose after annealing. 
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Fig. 5.8 Interface state density of M O S capacitors before and after annealing 
against H+ ions dose 
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Fig. 5.9 He+ ion projection range in SiOi/Si simulated by T R I M 
The projection ion range of He+ ions irradiated on Si02/Si is plotted in Fig. 
5.9. Once again, most He+ ions were implanted by 3-4|Lim into SiOi/Si, which is 
o _ 
much deeper than the oxide thickness (〜70A). This means irradiation will cause a 
structural damage but not a composition change. Some of the C- V and G-V curves 
of He+ ion irradiated M O S capacitors both before and after annealing are 
abnormal. Hence, the graphs are not shown here. These anomalies such as large 
conductance in G-V curves probably mean that electrical breakdowns occurred. 
By comparing the results betwwen H+ and He+ ion irradiation, it is found that 
H+ ion irradiated samples are more tolerable. In contrast, He+ ions are larger than 
H+ ions and hence have a larger collision cross section with the SiCVSi. They 
cause more structural damage and hence the results are less tolerable. 
Oxide thickness was measured by ellipsometry for furnace grown (FO) and 
rapid thermal oxidized (RTO) M O S capacitors in the second set of experiments. 
The results are listed in Table 5.2. Note that the intended oxide thickness for the 
furnace grown sample was at least 82A but the average result only showed 53A. 
The oxidation condition for the furnace grown sample was 850°C 30min, 
N2/02=10:2. The C-V and G-V curves of the furnace grown, H+ ions irradiated _ — 
Chapter 5 Ionizing Radiation on MOS Capacitors  
M O S capacitors before annealing are plotted in Fig. 5.10 and Fig. 5.11 
respectively. The capacitance value of the dose at IQH ions/cm^ C-V curve at 
accumulation is low. There is a large negative shift of flatband voltage in C-V 
curve for the dose of ions/cml The conductance peak values with these two 
doses are much larger than the others and the peaks are shifted to more negative 
values. These anomalies may result from the contamination of the oxidation 
furnace. These impurity atoms or molecules may dissolve into the oxide and 
generate more mobile ions. Note that the slopes of these two C-V curves are 
reduced. This reduction may be caused by the increase of interface states[5.4；. 
Some of the C-V and G-V curves of furnace grown H+ ion irradiated M O S 
capacitors after annealing are abnormal. Hence, the graphs are not shown. These 
anomalies may result from the contamination in the annealing furnace. The 
interface state densities of furnace grown, H+ ions irradiated M O S capacitors 
before and after annealing are listed in Table 5.3. There is no trend of interface 
state densities developed against voltage. Even if there is a trend, it cannot be 
revealed because the contamination of the furnaces have modified the interface 
state densities of some of the samples. After annealing, the interface state 
densities are reduced by about an order of magnitude. The reason was the same as 
that explained in the description of the first set of experiments. 
Table 5.2 Oxide thickness of furnace grown and rapid thermal grown samples 
0 
Thickness measured by ellipsometry (A) 
Furnace grown sample 53 
Rapid thermal grown sample 112 
• ‘ m “ 
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Fig. 5.10 C-V curves of H+ ions irradiated, furnace grown samples before 
annealing. The modulation frequency was lOkHz. 
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Fig. 5.11 G-V curves of H+ ions irradiated, furnace grown samples before 
annealing. The modulation frequency was lOkHz.  
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Table 5.3 Interface state densities of H+ ions irradiated, furnace grown M O S 
capacitors before and after annealing. 
H+ Dose (ions/cm^) Nss before annealing Nss after annealing 
(cm-2 eV-i) (cm-2 eV"') 
N o Dose 9.39x101。 -
IxlQii 4.06x1011 1.66x101。 
IxlQi' 1.03x1011 3.18x10 川 
1x10'' 3.86x1011 1.56xl(r 
The experiment on H+ ions irradiated on R T O M O S capacitors was identical to 
H+ ions irradiated M O S capacitors in the first set of experiments. It was merely a 
repetition. The C-V and G-V curves at lOkHz before annealing are plotted in 
Fig. 5.12 and Fig. 5.13, respectively. The C-V curves are normal. The 
1 1 * 2 
conductance values of the conductance peaks with null dose, 10 ions/cm and 
10i2 ions/cm^ are very close to one another so that any trend cannot be easily 
determined. The value of the conductance peak at ions/cm^ is much larger 
than the rest of the conductance peaks. This result may suggest that a higher 
dose of H+ ions will generate a higher interface state density. Some of the C-V 
and G-V curves of H+ ions irradiated R T O M O S capacitors after annealing are 
abnormal. Hence, the results are not shown here. These anomalies may result 
from the contamination in the annealing furnace. The interface state densities of 
H+ ions irradiated R T O M O S capacitors before and after annealing are listed in 
Table 5.4. The interface state densities at null dose, IQU ions/cm^ and 
ions/cm^ before annealing are too close to suggest a trend. The much higher 
interface state density at dose of ions/cm^ suggests that a higher dose will 
give a higher interface state density. After annealing, surprisingly, there is a 
decrease of interface state densities with increasing dose. This abnormal result 
may be caused by the dirty ambient of the annealing furnace and the diffusion of 
A1 atoms into the oxide. 
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Fig. 5.12 C-V curves of H+ ions irradiated, R T oxidized M O S capacitors at lOkHz 
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Table 5.4 Interface state densities of H+ ions irradiated R T oxidized M O S capacitors. 
H+ ions dose (ions/cm^) A^ ,, before annealing Nss after annealing 
(cm-2 eV-i) (cm-2 eV"') 
N o dose 1.92x1011 (2.20x10^^)^ 
" b ^ 1.86xlOii 2.64x10 川 
1x10'' 2.13x1011 1.22x10 川 
1x10'' 3.97x10" 9.41x10' 
* not a good datum 
The C-V curves of R T O H+ ions irradiated M O S capacitors before annealing 
are better than those by furnace grown. N o curve of R T O samples has a large 
flatband voltage shift. The C-V curves of furnace grown M O S capacitors may be 
improved if the oxidation furnace is cleaned. G-V curves of both sets of samples 
13 2 
show a large conductance peak at high H+ ions dose (dose of 10 ions/cm ). The 
interface state densities of both sets of samples are comparable. This result may 
imply that the oxide quality of both sets of samples is quite similar. After 
forming gas annealing, both sets of samples have abnormal C-V and G-V curves. 
This is believed to be due to the contamination in the annealing furnace. 
The C-V and G-V curves of e-beam irradiated M O S capacitors at lOkHz 
before annealing is plotted in Fig. 5.14 and Fig. 5.15 respectively. The 
capacitance at a dose of 2.6x10^^ electrons/cm^ is extremely large in 
accumulation. This result may be due to structural deformation of the oxide. 
This deformation may lead to breakdown. There is an increase in value of the 
conductance peaks with increasing e-beam dose. Some of the C-V and G-V 
curves of e-beam irradiated M O S capacitors at lOkHz after annealing are 
abnormal. These anomalies may once again result from the contamination in the 
annealing furnace. 
“ m ” 
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Fig. 5.14 C-V curves of e-beam irradiated M O S capacitors at lOkHz before 
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Fig. 5.15 G-V curves of e-beam irradiated M O S capacitors at lOkHz before 
annealing. 
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The oxide thicknesses of HKUST's samples measured by ellipsometry 
(HKUST), ellipsometry ( C U H K ) and C-V ( C U H K ) are listed in Table 5.5. The 
oxide thicknesses measured by ellipsometry from the two institutions are close to 
each other. This shows consistency of the two measurements. The oxide 
thickness measured by C-V is larger than that by ellipsometry (especially for the 
50A oxide thickness wafer), which may be attributed to quantum mechanical 
( Q M ) effect. Q M effect causes a reduced maximum capacitance[5.5], which has 
been explained in Section 3.2. 
Table 5.5 Oxide thickness measured by different methods 
Measurement Methods Wafer 1 Wafer 2 
Ellipsometry (HKUST) 95.4A 45.4A 
Ellipsometry ( C U H K ) 41.3入 
C-y(6-.=3.9) 117.5 入 79.6A 
The C-V curves of HKUST's 100A M O S capacitor at different frequencies 
are plotted in Fig. 5.16. The frequency range is from 90Hz to IMHz. The G-V 
curve of the same capacitor at lOkHz before annealing is plotted in Fig. 5.17. The 
C-V and G-V curves are normal. Please note that the C-V curve at 90Hz still 
shows high frequency behaviours. To obtain a low frequency C-V curve, a lower 
o 
frequency of measurement is needed. The C-V curves of an HKUST's 50A 
M O S capacitor at different frequencies are plotted in Fig. 5.18. The frequency 
range is from lOkHz to IMHz. The capacitance in accumulation of the C-V curve 
at I M H z is quite low. This result, as suggested in Chapter 4, is caused by bad 
connections of the circuit. The G-V curve of the same capacitor at lOkHz is 
plotted in Fig. 5.19. There is an extra conductance peak at -1.3V. This peak 
appears because the thickness is quite small. The interface state densities of 
H K U S T ' s 50A and 100A oxide thickness samples before sintering are listed in 
Table 5.6. The current density against electric field (J-E) curves of HKUST's 
100A and 50A oxide thickness M O S capacitors before sintering are plotted in Fig. 
5.20 and Fig. 5.21 respectively. Note that the measurement technique is a time-
zero breakdown which is accelerated by ramping up the applied voltage[5.6]. 
Time-zero breakdowns are normally classified into 3 modes- A, B and C which 
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the breakdown fields are low (<lMV/cm), middle, and high (〜210MV/cm) 
respecitively. The A-mode failure can be attributed to a pinhole which is an 
originally short defect. The B-mode failure is caused by a weak spot which has 
originally not been conductive until breakdown occurs. The C-mode corresponds 
to a defect-free sample, and is called an intrinsic breakdown. In practice, 
however, an oxide film is never defect-free and could contain a certain number of 
defects more or less. Thus it may be more accurate to say that the intrinsic defects 
are so small in electrical influence that breakdown does not occur until the C-
mode failure apparently takes place. On the other hand, the A- and B- mode 
failures are attributed to localized defect spots and called extrinsic breakdown. 
It is commonly believed that two stages will lead to dielectric breakdown: 
1) First, the internal insulator field around a weak spot is increased by a buildup 
of charge for some reason. 
2) This finally causes permanent destruction of SiO! structure, such as breaking 
Si-0 bonds and thermal breakdown around the weak spot. 
A recent study on degradation of ultrathin gate oxide of thickness 2.8nm by 
ballistic electron emission microscopy (BEEM) has shown that even at a field of 
43MV/cm breakdown has not occurred[5.7；. 
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From Fig. 5.20 and Fig. 5.21, 3 out of 4 capacitors with 100A oxide and 4 
out of 5 capacitors with 50A oxide have a breakdown strength of around 8MV/cm. 
This could be classified as B-mode breakdown. The J-E curves look more like 
exponential curves than sharp, abrupt breakdown curves. This result may imply 
that tunnelling has occurred. To verify whether tunnelling has occurred, the 
Fowler-Nordheim equation is used: 
(5.2) 
^ ^ PE 
\ y 
where A=1.54xlO-6A.eV.V-2, 
yfclocal field enhancement factor (scaler) to be assumed 1 (in this case), 
0=work function/ tunnelling barrier (eV). 
After 五2 has been transferred to the left hand side of Equation (5.2) and the 
logarithm has been taken at both sides of the equation, the equation becomes 
In - J 二 In — — ^ 。 7 (5.3) 
J 卜 J P E 
y^ / 
/ P can be determined by the slope of the ln(^2 jvs. j/^ plot. The curves 
of 111^^2) against j / ^ among one of the lOOA-thick and one of the 50A-thick 
HKUST's oxide samples are plotted in Fig. 5.22 and Fig. 5.23 respectively. Both 
figures show good linear fittings. This suggests Fowler-Nordheim tunnelling has 
indeed occurred. The 3/ of lOOA-thick HKUST's sample is 1.12 and that of 
/(D/2 
50A-thick HKUST's sample is 1.54. This result suggests 100入-thick sample has 
a larger barrier height than 50A-thick sample. 
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Fig. 5.16 C-V curves of HKUST's furnace grown lOOA-thick sample before 
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Fig. 5.17 G-V curve of HKUST's furnace grown 100A-thick sample before 
annealing. 
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Fig. 5.18 C-V curves of HKUST's furnace grown 50A-thick sample before 
annealing. 
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Fig. 5.19 G-V curves of HKUST's furnace grown 50A-thick sample before 
annealing. 
Table 5.6 Interface state densities of lOOA-thick and 50A-thick samples. 
100A sample 50A sample 
Interface state density (Ay 5.73x10^^ 7.59x10^^ 
(cm-2 eV-i) 
_ _ _ . 一 ^ 
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Fig. 5.20 Current density vs. electric field of HKUST's lOOA-thick sample. 
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Fig. 5.21 Current density vs. electric field of HKUST's 50A-thick sample. 
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The C-V curves at different frequencies and G-V curve at lOkHz of 
HKUST's lOOA-thick oxide M O S capacitor after annealing are plotted in Fig. 
5.24 and Fig. 5.25 respectively. The frequency range of C-V curves is from 
lOkHz to IMHz. Please note that before annealing, the annealing furnace was 
cleaned and re-calibrated. The C-V curves and G-V curve are normal. The 、 
conductance peak has dropped from 2jj.S before annealing to 0.4|LIS after 
annealing. 
2.5 I I I I I I ‘ I ‘ I ‘ I ‘ I 
r ^ C P a l M H z • 
‘ 。 C P a l O O k H z 
2.0 -| CPalOkHz -
一 .Forming Gas Annealing . 




1.0 _ • -
03 
O • -
0.5 - n -
• J -
0.0 - … …—1— “ -
I . I . I 1 I 1 I 1 I 1 1  
- 4 - 3 - 2 - 1 0 1 2 
Voltage(V) 
Fig. 5.24 C-V curves of an HKUST's M O S capacitor with a 100A-thick oxide 
after annealing. 
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Fig. 5.25 A G-V curve of an HKUST's M O S capacitor with a lOOA-thick oxide 
after annealing. 
The C-V curves at different frequencies and G-V curve at lOkHz of an HKUST's 
M O S capacitor with 50A-thick oxide after annealing are plotted in Fig. 5.26 and 
Fig. 5.27 respectively. The frequency range of C-V curves is from lOkHz to 
IMHz. Once again, the low capacitance values in accumulation of the C-V curve 
at I M H z are supposed to be due to the unshielded connections. The extra peak at 
o 
-1.3V of the G-V curve is possibly related to the thickness of the thin 50A oxide. 
The current density against electric field (J vs. E) curves of HKUST's M O S 
capacitors with 100A-thick and 50A-thick oxide are plotted in Fig. 5.28 and Fig. 
o 
5.29 respectively. 4 out of 10 capacitors with 100A-thick oxide and 5 out of 10 
capacitors with 5OA-thick oxide have a breakdown strength of more than 
8MV/cm. ThelOOA-thick oxide's J-E curves were characterized by exponential-
like curves. The 50A-thick oxide sample's J-E curves were characterized by both 
r \ 
linear (sample b) and exponential (sample a) curves. The I n j against j/^ 
curves (Fowler-Nordheim curves) of one of the HKUST's M O S capacitors with 
lOOA-thick oxide after annealing and one of the HKUST's M O S capacitors with 
50A-thick oxide after annealing are plotted in Fig. 5.30 and Fig. 5.31, 
respectively. Both capacitors have quite good straight line fittings. These suggest 
‘ 142 “ 
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Fowler-Nordheim tunnelling has occurred. The y of the M O S capacitor 
/(D/2 
with 100A-thick oxide is 1.06 and that of the M O S capacitor with 50A-thick oxide 
is 1.41. This suggests lOOA-thick sample has a larger barrier height than 50A-
thick sample, which is the same as that before annealing. The interface state 
densities and oxide thickness from C-V of HKUST's M O S capacitors with 100A 
and 50A oxide are listed in Table 5.7. The interface state densities are reduced 
after annealing. The oxide thickness from C-V of both samples are close to those 
measured by C-V before annealing. This suggests no change in oxide thickness 
after annealing. 
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Fig. 5.26 C-V curves of an HKUST's M O S capacitor with 50A-thick oxide after 
annealing. 
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Fig. 5.27 G-V curve of an HKUST's M O S capacitor with 50A-thick oxide after 
annealing. 
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Fig. 5.28 Current density versus electric field of HKUST's lOOA-thick M O S 
capacitors after annealing. 
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Fig. 5.29 Current density versus electric field of HKUST's 50A-thick M O S 
capacitors after annealing 
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Table 5.7 Interface state densities and oxide thickness calculated from C-V of 
HKUST's lOOA-thick and 50A-thick samples after annealing. 
100A sample 50A sample 
Interface state density 9.49x10'^ 3.59x10^^ 
(AW (cm-2 eV-i) 
Oxide thickness (入） 123 85 
(er=3.9) 
O 
The C-V curves of different doses of e-beam irradiated HKUST's lOOA-
thick oxide M O S capacitors are plotted in Fig. 5.32. The e-beam doses are 
4.2x1017 electrons/cm^, 4.2x10^^ electrons/cm^, 4.2x10^^ electrons/cm^, 
respectively. All the C-V curves are normal with small shift in the flatband 
voltage. The global and local G-V curves of different doses of e-beam irradiated 
HKUST's lOOA-thick oxide M O S capacitors are plotted in Fig. 5.33 and Fig. 
_ — -
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5.34, respectively. There is an increase in conductance values in accumulation 
with dose. Since electrons are much lighter and smaller than atoms (with nucleus 
and electrons), they are not supposed to cause much damage to the oxide structure 
or the silicon substrate underneath. However, electron irradiation may break the 
bonds in the oxide. This may reduce the insulation property of the oxide. Hence 
at accumulation when majority carriers (electrons in this case) are attracted 
towards the Si02/Si interface, they may further penetrate into the oxide and exit to 
the metal surface, causing an increase in conductance of the M O S capacitor. 
1 o 
There is an increase in conductance peak value from no dose to a dose of 4.2x10 
1 Q 
electrons/cm". Nevertheless, the conductance peak value of the dose of 4.2x10 
electrons/cm" decreases. The variation range of conductance values is from 1.9uS 
to 2.5|aS, which is quite small. The variations of interface state densities with e-
beam dose are listed in Table 5.8. The trend is similar to that of the conductance 
peaks. Note that this trend is different from the trend of increase of interface state 
densities with dose observed from C U H K prepared R T O M O S capacitors (see 
page 121). The reason probably is due to the fact that the W filament of the S E M 
was burnt and replaced when the experiment for e-beam dose of 4.2x10^^ 
electrons/cm" irradiating on HKUST's lOOA-thick M O S capacitors was 
performed. The electron emission intensity of the new filament may not be the 
same as that of the broken W filament. 
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Fig. 5.32 C-V curves of e-beam irradiated lOOA-thick oxide M O S capacitors 
before annealing. 
Chapter 5 Ionizing Radiation on MOS Capacitors  
9.0 I- I ‘ I ‘ I 丁 1 ‘ 1 ‘ 1 ‘ 1 ： 
8.5 - • GVNoIrr ^ ^ ^ -
8-0 r O GV4.2x10i7cm-2 ： 
7：0 ： GV4.2x10i8cm-2 f ： 
6.5— V GV4.2x10''cm"' / :• 
S 6.0 - V -
3 5.5 - ‘ -
g 5.0 - • -
^ 4.5 ^ • ： 
o 4.0 - • -
•i 3.5 - -
§ 3.0 - • ： 
O 2.5 - -
2 . 0 - % • . 柳 o x o s o m t s ® � ® :咖 ） ： 
1.5 - $ • -
0.5 - J -
-0_5 t _ I , 1 , I . I I I , I I I _ _ I 
-4 - 3 - 2 - 1 0 1 2 
Voltage(V) 
Fig. 5.33 Global G-V curves of the same M O S capacitors before annealing. 
~ — -
Chapter 5 Ionizing Radiation on MOS Capacitors  
3.5 [, • • • • 1 ‘ 1 ‘ 1 “ 
• GVNoIrr 
3 0 o GV4.2x10''cm'' • _ 
GV4.2x10'®cm'' 
。 〔 V GV4.2x10''cm'' 
一 丄 b -I -CO 3 - 、• V -
① . . n C, o o 0 ‘ “ 2.0 - • .、。。•。。。°。 -
、乂 -O • 。 
3 V c 1.5 - -
O 
cS ••••• 





0 , 0 ！‘-"-"-"-"-"-" | | I I I I I  
-2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 
Voltage(V) 
Fig. 5.34 Local G-V Curves of the same M O S capacitors before annealing. 
Table 5.8 Interface state densities of e-beam irradiated M O S capacitors before 
annealing. 
Dose (charges/cm^) Interface state density (Nss) (cm- eV'^) 
N o Irradiation 6.0x10^" 
4.2x1017 7.0x10 川 
4.2x10'' 7.9x10 川 
4.2x10'' 6.1x101。 
5.3 Conclusions 
Three sets of experiments were performed, with the third set of experiments 
being repeated by using HKUST’s wafers. 
For the set of experiments comparing H+ and He+ ions irradiated M O S 
capacitors (the first set of experiments), H+ ions irradiated samples have more 
acceptable results. Before annealing, a trend of increase in interface state 
densities with H+ ions dose is observed. Although the interface state density has 
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increased to about 4.7x10^^cm'^eV"^ at a dose of H+ ions/cm^ (see Fig. 5.8), 
the C-V curves are still normal and hence are believed to be acceptable for device 
applications. The density of interface traps has been raised by H+ ions irradiation 
but the level is still acceptable. The C-V and G-V curves of He+ ions irradiated 
M O S capacitors are more abnormal than those of H+ ions irradiated ones. A 
repetition of the experiments is suggested to confirm these results. However, time 
is limited and not permissible for repetition of the experiments. The quality of the 
He+ irradiated M O S capacitors is questionable. If the results are reflections of the 
intended experiments, it means He+ ions have caused more structural damage than 
H+ ions. He+ ions have larger radii than H+ ions and hence cause more damage. 
After forming gas annealing, the interface state density of H+ ions irradiated M O S 
capacitors is reduced by about one order of magnitude. There are too few 
substantial results to draw a conclusion on the interface state densities on He+ ions 
irradiated M O S capacitors after annealing. A suggestion is to clean the annealing 
furnace before performing forming gas annealing. The reduction of interface state 
densities after annealing may hint that some dangling bonds are saturated. 
When furnace grown (FO) M O S capacitors were compared with rapid 
thermal oxidized (RTO) M O S capacitors (the second set of experiments), R T O 
samples were found to have better C-V and G-V curves. There are larger negative 
shifts of flatband voltage of the C-V curves of furnace grown samples. These 
negative shifts are caused by some positive charges included in the oxide. These 
positive charges have degraded the oxide so that they could not be compared at 
the quality intended. A suggestion is to clean the furnace before oxidation. There 
13 
are large conductance peaks and hence interface state densities at high dose (10 
ions/cm^) (see Fig. 5.11, Table 5.3, Fig. 5.13, Table 5.4) from both sets of G-V 
curves. Large dosage of H+ ions breaks more bonds and increases the number of 
dangling bonds and hence increases interface state densities. The interface state 
densities of both sets of samples are comparable. This suggests that the oxide 
qualities of both sets of samples are quite similar. 
There is an increase in the value of the conductance peaks with increasing e-
beam dosage before annealing in the third set of experiments. This implies a 
higher e-beam dosage will create more dangling bonds. 
- — — 
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The C-V and G-V curves of HKUST's 100A and 50A oxide thickness M O S 
capacitors are normal both before and after annealing. Since the annealing 
furnace was cleaned, the results were more convincing and acceptable. They 
suggest the oxide quality of HKUST's samples is acceptable. The straight-line 
fittings of the In versus J/^ curves indicate that Fowler Nordheim 
tunnelling indeed occurs. 
• 18 2 
There is an increase from virgin to a dose of 4.2x10 electrons/cm , 
1 Q o 
followed by a decrease at a dose of 4.2x10 electrons/cm，in the conductance 
peak values of G-V curves of e-beam irradiated, HKUST's M O S capacitors. The 
decrease in the conductance peak and hence interface state densities at dose of 
1 Q O 
4.2x10 electrons/cm is presumably due to the change of W filament in the S E M 
(Scanning Electron Microscope). A repetition of the experiment with a 
replacement of the W hairpin filament with a LaBre rod as cathode is highly 
desirable. This is because the LaBr6 rod gives an appreciable gain in brightness. 
It gives a larger number of electrons in a small spot size and better resolution 
becomes possible because of the improved signal to noise ratio[5.8]. 
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6.1 Summary 
M O S capacitors were fabricated with acceptable quality under designated 
conditions. The answer to whether annealing would increase or decrease interface 
state density was found. The annealing condition where the best quality M O S 
capacitor was fabricated was sifted. Rapid thermal oxidation (RTO) was tested to 
fabricate M O S capacitors. Whether nitrogen was incorporated in the oxide under 
N2/O2 condition was scrutinized by FTIR and X P S methods. M O S capacitors as 
grown by R T O were irradiated with H+ and He+ ions and compared. Furnace 
grown (FO) and R T O M O S capacitors under H+ ion irradiation were also studied 
and compared. Dosage effects of e-beam irradiated M O S capacitors were tested. 
As the quality of the M O S capacitors was questionable especially after annealing, 
supplementary experiment was arranged by using HKUST's SiCVSi wafers. 
M O S capacitors with oxide thickness less than 90A were fabricated with 
1 1 9 1 
acceptable C-V, G-V curves and interface state densities of 10 cm" eV" . M O S 
capacitors oxidized at 770。C for 30 min with N2 to O2 ratio of 10:2 were annealed 
for 30min at different temperatures after metallization. It is found that the sample 
annealed at 450°C has the lowest flatband voltage shift, the lowest conductance 
peak and hence interface state density, and the second highest breakdown voltage. 
Therefore, it has the best quality of oxide. At lower temperature oxygen atoms 
might have not been mobilized while at higher temperature aluminium might have 
diffused into the sample. M O S capacitors oxidized at 850。C for 30 min with 
N2:02 ratio of 10:1 were annealed after metallization at 400°C for various periods 
of time. It is found that the sample annealed for 30 min has the lowest flatband 
voltage shift, the lowest conductance peak, the second lowest interface state 
density and the highest breakdown voltage. Hence, it has the best quality of 
oxide. In a shorter time the oxygen might have not been mobilized while at longer 
time aluminium might have diffused into the oxide. 
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The interface state density was reduced after annealing. Interface states arise 
mainly because of the silicon dangling bonds present at the interface. During 
annealing, oxygen atoms from the oxide might have diffused towards the Si/SiO! 
interface and terminated some of the dangling bonds. This might have reduced 
the density of interface states. 
M O S capacitors with acceptable quality were fabricated by rapid thermal 
oxidation. It is found that the oxide thickness increases with oxidation 
temperature. Only M O S capacitors fabricated at temperature 950°C or higher 
could yield good C-V and G-V curves. The oxide may not be of uniform thickness 
and pinholes may have appeared in the oxide. The occurrence of these 
irregularities may be the reason for unacceptable C-V and G-V curves of M O S 
capacitors fabricated below 950°C. It is found that the oxide thickness decreases 
with increasing the nitrogen to oxygen ratio during oxidation. The M O S 
capacitors fabricated with the smallest oxide thickness still with acceptable C-V 
curves had an oxide thickness of 42A as measured by ellipsometry (sample RTw). 
The fabrication conditions were: N2:02 ratio 10:1，950°C for 4 min with 
interception. From the results of FTIR, Si-0 bonds were found in SiCVSi 
samples. Silicon oxynitride bonds were found as the low frequency dispersion 
shoulder of the Si-0 TO3 (transverse optical, asymmetric stretching) peak. From 
the results of XPS spectra, peaks of silicon, oxygen and carbon were observed. 
N o nitrogen peaks were observed. It may be because the nitrogen content is 
below the detection limit. From the deconvolution of Si peaks, it is found that 
silicon was mainly bonded to 4 oxygen atoms—Si and Si4+ were the main species. 
Hence, the samples are chemically stoichiometric. These results suggested that a 
minute amount of silicon oxynitride was present in the oxide of SiCVSi samples. 
Some of the C-V curves of M O S capacitors dropped to low values in 
accumulation at high frequency (i.e. IMHz). After the sample was shielded in an 
aluminium box, this effect was reduced. This shows that at high frequency the 
electrical connections must be well arranged in order to obtain sensible C-V 
curves. 
M O S capacitors irradiated by H+ ions showed more acceptable results than 
those irradiated by He+ ions, especially before annealing. A trend of increase of 
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interface state densities with H+ ions dosage was observed before annealing. The 
C-V and G-V curves by He+ ions irradiated M O S capacitors were more abnormal 
than those of H+ ions irradiated ones. He+ ions are larger in size and hence cause 
more structural damage. It is found that H+ ions irradiated rapid thermal oxidized 
(RTO) M O S capacitors had more acceptable results than H+ ions irradiated 
furnace grown (FO) M O S capacitors. The large negative shift of flatband voltage 
of furnace grown samples might be caused by the positive charges in the oxidation 
furnace. This could be further verified by oxidizing in a cleaner environment. 
The interface state densities of both sets of samples were comparable. This 
implies that the oxide quality of both sets of samples may be quite similar. There 
was an increase in conductance peak with increasing e-beam dosage before 
annealing of M O S capacitors. This indicates a higher e-beam dosage would create 
more dangling bonds. 
The C-V and G-V curves of HKUST's M O S capacitors were normal both 
before and after annealing. Since the annealing furnace was sensibly cleaned and 
experimental data were obviously acceptable. The straight line fittings of 
111(^^2] against j/^ curves indicate that the Fowler Nordheim tunnelling has 
taken place. There is a trend of increase and then decrease in conductance peaks 
with increasing e-beam dosage among HKUST's M O S capacitors. The decrease 
in conductance peaks and hence average interface state densities were suggested 
to be caused by the change of W filament of the scanning electron microscope 
(SEM). 
6.2 Future Work 
It is recommended to study deeper the origin of Hill's Equation. In order to 
verify the ranges of validity of Hill's Equation, it must be studied in detail[6.1]. 
Other approaches to obtain the interface state density (Nss or Dus) should be 
studied as well. 
There has been a detailed study on the presence of oxynitride in M O S 
capacitors oxidized in N2 and O2 environment in Chapter 4. In order to justify the 
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results, it is suggested to further test its presences by using a silicon internal 
reflection element (IRE) for attenuated total reflection (ATR) of the FTIR 
spectrum. This will give a better absorption signal in the 1600-400cm'^ range[6.2, 
6.3]. 
It would be interesting to observe the bonding structure of initial formation of 
silicon oxynitride. The method of observation can be FTIR. The major task will 
be to identify the infrared "signatures" with the bonding configuration of SiOxNy. 
Hopefully some stable structure like the "epoxide" configuration of oxidation of 
silicon dimers can be identified [6.4]. Theoretically, "first principles calculations 
based on cluster models" should be studied. For the study of extended structures, 
first principles calculations based on periodic slabs may be used. 
Since the use of ellipsometry is ubiquitous in all of the experiments, it is 
recommended to study the relationship of oxide thickness with optical refractive 
index and density scrupulously. Other methods such as C-V and Transmission 
Electron Microscopy (TEM) should be devised to compare the results from 
ellipsometry. 
The information from high frequency C-V curve has not been fully extracted. 
For instance, the doping density can be retrieved if the mobility of electrons and 
holes are known. Moreover, it is suggested to obtain the low frequency C-V curve 
for studying because it is a currently more popular method to verify the quality of 
oxide. 
In terms of device physics, M O S capacitors have three regions of 
operation—inversion, depletion and accumulation. It would be interesting to 
estimate the physical size of these regions by electrical means, i.e., by an S T M or 
a conducting A F M tip. P. M . Thibado et. al. have acquired S T M tip-sample I-V 
characteristics at the depletion region just underneath the oxide of a cross-
sectionally "cleaved" M O S capacitor [6.5]. It may be possible to plot the 
boundary of the depletion region on the cleaved M O S capacitor. It may be 
necessary to understand perturbation theory, which is the basic principle behind 
S T M operation. This will be useful for S T M electrical conduction. 
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There has not been enough paper research on H+’ He+ ion and e-beam 
irradiation on M O S capacitors. The topics of research suggested are “electronic 
stopping" and "nuclear stopping" in Si02/Si. More understanding on the 
structural damage in M O S capacitors are hoped to be gained by studying these 
topics. 
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